

2

AFWAL-TR-86-2084

Phase II



FAULT TOLERANT ELECTRICAL POWER SYSTEM

Phase II: Analysis and Preliminary Design

Mark W. Dige

Patrick J. Leong

David L. Sommer

Boeing Military Airplane Company

P.O. Box 3707, M/S 33-03

Seattle, WA 98124-2207

DTIC
ELECTE
FEB 24 1987
S D

December 1986

Interim Report for Period July 1985 - March 1986

Approved for public release; distribution unlimited.

AEROPROPULSION LABORATORY

AIR FORCE WRIGHT AERONAUTICAL LABORATORIES

AIR FORCE SYSTEMS COMMAND

WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433-6563

AD-A177 278

DTIC FILE COPY

87 2 24 008

NOTICE


When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.



JOSEPH A. WEIMER, Electrical Engineer
Power Components Branch
Aerospace Power Division
Aero Propulsion Laboratory



LOWELL D. MASSIE, Technical Area Manager
Power Components Branch
Aerospace Power Division
Aero Propulsion Laboratory

FOR THE COMMANDER



JAMES D. REAMS, Chief
Aerospace Power Division
Aero Propulsion Laboratory

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFWAL/POOC, W-PAFB, OH 45433-6563 to help us maintain a current mailing list".

Copies of this report should not be returned unless required by security considerations, contractual obligations, or notice on a specific document.

AD-A77 278

REPORT DOCUMENTATION PAGE

1a. REPORT SECURITY CLASSIFICATION Unclassified			1b. RESTRICTIVE MARKINGS N/A		
2a. SECURITY CLASSIFICATION AUTHORITY			3. DISTRIBUTION/AVAILABILITY OF REPORT Approved for public release; distribution unlimited.		
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A			5. MONITORING ORGANIZATION REPORT NUMBER(S) AFWAL-TR-86-2084, Phase II		
4. PERFORMING ORGANIZATION REPORT NUMBER(S) D180-28576-3			7a. NAME OF MONITORING ORGANIZATION Propulsion Laboratory (AFWAL/POOC) Air Force Wright Aeronautical Laboratories		
6a. NAME OF PERFORMING ORGANIZATION Mechanical/Electrical Systems Technology Boeing Military Airplane Company		6b. OFFICE SYMBOL (If applicable) AFWAL/POOC-		7b. ADDRESS (City, State, and ZIP Code) Wright-Patterson AFB, OH 45433-6563	
6c. ADDRESS (City, State, and ZIP Code) P.O. Box 3707, M/S 33-03 Seattle, WA 98124-2207			9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER F33615-85-C-2504		
8a. NAME OF FUNDING/SPONSORING ORGANIZATION Laboratory (POC) Air Force Wright Aeronautical Laboratories		8b. OFFICE SYMBOL (If applicable) AFWAL/POOC-		10. SOURCE OF FUNDING NUMBERS	
8c. ADDRESS (City, State, and ZIP Code) AFSC Wright-Patterson Air Force Base, OH 45433-6563		PROGRAM ELEMENT NO. 62203F		PROJECT NO. 3145	WORK UNIT ACCESSION NO. 29 73
11. TITLE (Include Security Classification) Fault Tolerant Electrical Power System-Phase II: Analysis and Preliminary Design of the FTEPS Demonstrator					
12. PERSONAL AUTHOR(S) Mark W. Dige, Patrick J. Leong, and David L. Sommer					
13a. TYPE OF REPORT Interim Report		13b. TIME COVERED FROM Jul 85 TO Mar 86		14. DATE OF REPORT (Year, Month, Day) December 1986	
15. PAGE COUNT 188					
16. SUPPLEMENTARY NOTATION					
17. COSATI CODES			18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number)		
FIELD	GROUP	S	JP		
01	03				
23	01				
19. ABSTRACT (Continue on reverse if necessary and identify by block number) This report documents the results of Phase II, Analysis and Preliminary Design of the FTEPS Demonstrator, of this 5 phase program. The objectives of this program are to develop an FTEPS design for an ATF aircraft and to design and fabricate a low cost FTEPS demonstrator with an integrated load simulator. The primary purpose of the program is to develop an electrical power generation and distribution system that can supply electrical power to the various critical systems on the aircraft with a reliability and power quality level commensurate with the requirements of the loads. Phase II consisted of 4 tasks, Task 1-FTEPS Demonstrator Basic Requirements, Task 2-Analysis, Task 3-FTEPS Demonstrator Conceptual Design, and Task 4-FTEPS Demonstrator Preliminary Design. In Task 1, the basic fault and reliability requirements of the system were developed and a load profile was established for the baseline aircraft. Task 2 activities included development of specific system requirements and reliability analysis of power delivered to the main power buses of different architectures. A data bus analysis was performed on an integrated single (CONTINUED)					
20. DISTRIBUTION/AVAILABILITY OF ABSTRACT <input type="checkbox"/> UNCLASSIFIED/UNLIMITED <input type="checkbox"/> SAME AS RPT <input checked="" type="checkbox"/> DTIC USERS			21. ABSTRACT SECURITY CLASSIFICATION UNCLASSIFIED		
22a. NAME OF RESPONSIBLE INDIVIDUAL Joseph A. Weimer			22b. TELEPHONE (Include Area Code) (513) 255-6235		22c. OFFICE SYMBOL AFWAL/POOC-1

19. ABSTRACT (Continued)

data bus and an integrated hierarchical data bus. The hierarchical data bus was selected for the FTEPS. In Task 3, conceptual designs were developed for a 3 generator configuration and a 4 generator configuration with the 4 generator configuration being selected for further development in Task 4, Preliminary Design. Preliminary designs were developed for the power generator system, the distribution system, the data bus control system, the integrated load simulator, and a laboratory support system.

SUMMARY

This interim technical report presents the results of Phase II, Analysis and Preliminary Design, of the Fault Tolerant Electrical Power System program.

In Task 1 of Phase II the basic requirements for the FTEPS demonstrator were developed. The reliability requirements for power supplied to flight critical, mission critical, and non-flight critical loads were established. Power interruption times were established for flight critical loads. These, combined with the fault conditions specified, form the basic power system design requirements.

A load profile has been formulated showing the power requirements during the seven flight phases identified. The total connected load is 176kVA. The maximum power required during any flight phase is 102kVA, during the combat phase.

Analyses were conducted which showed the feasibility of using a control system consisting of a MIL-STD-1553B data bus, MIL-STD-1750A data processors, and software written in Ada higher order language.

In Task 2 an analysis was performed to determine the reliability of power delivered to the main bus for different power architectures. The architectures were four-generator configurations and three generator configurations. In addition similar analysis was performed on the ELMC power architecture. These analyses have determined the reliability of the fundamental building blocks of the FTEPS. The design options have been identified and the reliability of each is now known.

An analysis was performed on two data bus architectures, the integrated single bus and the integrated hierarchical. The hierarchical has been selected for the FTEPS. The bus loading, processor, and memory requirements have been calculated and are within the capabilities of the MIL-STD-1553B data bus, MIL-STD-1750A processors and the hierarchical architecture.

The primary impact of the ATF aircraft and its mission on the FTEPS is the requirement for large amounts of uninterruptible power for flight and mission critical power. In addition, a large quantity of power is considered flight critical. This includes electromechanical actuators and environmental control system pumps. Due to the dense electronic packaging, cooling for the ATF is also flight critical. The high sortie generation requirements dictate a highly reliable system with redundancy. These requirements have been factored into the requirements analyses and trade studies.

In Task 3, conceptual designs were developed for two configurations, a three generator and a four generator configuration. Both configurations met the reliability requirements of the loads; however, only the four generator configuration meets the fault requirements of the program. A control system was developed based on the hierarchical data bus architecture. In this architecture the power system processor performs the bus control function for the electrical bus and functions as a remote terminal on the vehicle management system (VMS) data bus. Based on the results of the Conceptual Design, the four generator configuration with the hierarchical data bus architecture was recommended for development in the Preliminary Design Task.

In Task 4, a preliminary design was developed for a four generator system. The design included the power generation system, the distribution system, the data bus control system, a load simulator, and laboratory support system. The preliminary design included a functional description of all components and a definition of all interfaces. The preliminary design effort also covered the system software. The software effort consisted of performing a Structured Analysis on the software for the following components; power system processors, electrical load management centers, remote terminals and avionics simulator.

PREFACE

This Interim Technical Report presents the results of work performed by the Boeing Military Airplane Company, Seattle, Washington under Air Force Contract F33615-85-C-2504. The work is sponsored by the Aero Propulsions Laboratory, Air Force Wright Aeronautical Laboratories, Wright-Patterson Air Force Base, Ohio. Mr. Joseph A. Weimer, AFWAL/P00C-1 is the project engineer.

This report, which covers Phase II, Analysis and Preliminary Design of the FTEPS Demonstrator, fulfills the requirements of CDRL item number 8. The work reported herein was performed during the period 1 July 1985 to 31 March 1986.

The program manager is I. S. Mehdi. This report was prepared by Mark W. Dige, Patrick J. Leong, and David L. Sommer. Significant contributions were made by Frederick D. N. Gould, Cathy P. Ho, Jeffrey S. Kuest, and Todd E. Newell.

Accession For	
NTIS CRA&I	<input checked="checked" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution /	
Availability Codes	
Dist	Avail and/or Special
A-1	




TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1.0 INTRODUCTION	1
2.0 ELECTRICAL SYSTEM REQUIREMENTS AND ANALYSES	3
2.1 Electrical Loads	3
2.2 Reliability Requirements	3
2.2.1 Flight Critical Loads	6
2.2.2 Mission Critical Loads	7
2.2.3 Nonflight Critical Loads	8
2.3 Power Interruptions	8
2.4 Fault Requirements	9
2.5 Data Bus Analysis	9
2.6 FTEPS Processor and Memory Sizing	17
2.7 Power Bus Architecture Reliability Analysis	21
3.0 CONCEPTUAL DESIGN	29
3.1 4 Generator Configuration	30
3.2 3 Generator Configuration	33
3.3 Control System Architecture	37
3.4 ELMC Configuration	37
3.5 Load Simulator	54
4.0 PRELIMINARY DESIGN	55
4.1 System Description	55
4.1.1 Power System	57
4.1.2 Control System	60
4.2 System Operation	64
4.2.1 Startup	64
4.2.2 Load Control	67
4.2.3 Load Shedding	70
4.2.4 Power Quality Control	73
4.2.5 Fault Protection	73

TABLE OF CONTENTS (Continued)

<u>Section</u>	<u>Page</u>
4.3 Hardware Description	74
4.3.1 Generators	74
4.3.2 Batteries	82
4.3.3 Electrical Load Management Centers	88
4.3.3.1 Functional Description	88
4.3.3.2 Power Distribution	92
4.3.3.3 Enclosure Concept	92
4.3.4 Solid State Power Controllers	92
4.3.5 Electromechanical Power Controllers	93
4.3.6 Remote Terminal Hardware Description	96
4.3.6.1 Functional Description	96
4.3.6.2 External Power Control	99
4.3.7 Power System Processor	99
4.3.8 Avionics Simulator	101
4.3.9 Data Bus	102
4.4 Software Description	110
4.4.1 Development Procedure	110
4.4.2 System Configuration	114
4.4.3 Avionics Simulator	118
4.4.3.1 Initiate System Startup/Shutdown	127
4.4.3.2 Accept Electrical System Configuration	127
4.4.3.3 Update Electrical System Component's Status	127
4.4.3.4 Display System Configuration	128
4.4.3.5 Handle Control Requests	129
4.4.4 Power System processor	129
4.4.4.1 Handle System Control Commands	131
4.4.4.2 Handle Electrical System Configuration Status	131
4.4.4.3 Control the 1553B Data Bus	134
4.4.4.4 Initialize the Electrical Power	134
4.4.4.5 Monitor the Electrical Power System	134
4.4.4.6 Schedule Processor Requests	134
4.4.4.7 Process the Processor Requests	135

TABLE OF CONTENTS (Continued)

<u>Section</u>	<u>Page</u>
4.4.5 ELMC	136
4.4.5.1 Receive MIL-STD-1553B Bus Data	136
4.4.5.2 Control SSPCs	140
4.4.5.3 Monitor ELMC Voltages	140
4.4.5.4 Transmit ELMC Data	140
4.4.5.5 Control Transfer Relays	141
4.4.6 Perform RT Functions	141
4.4.6.1 Receive MIL-STD-1553B Data	142
4.4.6.2 Control EMPCs	142
4.4.6.3 Monitor Main Power Buses	142
4.4.6.4 Transmit RT Status	146
4.4.6.5 Monitor External Power Contactors	146
4.4.7 Structured Methodology Examples	146
4.5 FTEPS Demonstrator Hardware	152
4.5.1 Control Console	152
4.5.2 Integrated Load Simulator	161
4.5.3 Demonstrator Equipment Rack	165
 5.0 CONCLUSIONS AND RECOMMENDATIONS	 172
5.1 Conclusions	172
5.2 Recommendations	172
 REFERENCES	 174

LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
2.1-1	FTEPS Electrical Power System Loading	4
2.1-2	FTEPS Load Profile	5
2.3-1	Power Interruption Times	10
2.5-1	PAVE PILLAR Data Bus Loading Summary	15
2.7-1	Three Generator Two Bus System - Isolated Sources	22
2.7-2	Three Generator Two Bus System - Cross-strapped Sources	23
2.7-3	Three Generator Three Bus System - Isolated Sources	24
2.7-4	Four Generator Four Bus System	25
2.7-5	Four Generator Four Bus System - Fully Isolated Buses	26
2.7-6	Four Generator Four Bus System - Split Parallel Buses	26
2.7-7	Four Generator Four Bus System - Cross-Strapped Buses	26
3.1-1	Four Generator Four Bus Distribution Concept	31
3.2-1	Three Generator Two Bus Distribution Concept	34
3.3-1	Three Generator Control System	38
3.3-2	Four Generator Control System	39
3.3-3	Hierarchical Control System Architecture	40
3.3-4	Power System Processor Functions	41
3.3-5	Generator Control Unit Functions	42
3.3-6	ELMC Functions	43
3.3-7	Remote Terminal Functions	44
3.3-8	Avionics Simulator Functions	45
3.4-1	Baseline ELMC With Full Compliment of SSPCs	46
3.4-2	Alternate ELMC Configuration	48
3.4-3	ELMC Reliability and Sensitivity Analysis	49
3.4-4	Single Channel ERT	50
3.4-5	Dual Channel ERT	51
3.4-6	Single Channel ERT With Dual Power Supplies	52
3.4-7	ERT Reliability Analysis	53
4.1.1-1	FTEPS Configuration	58
4.1.1-2	Secondary Power System	59
4.1.2-1	Control System Preliminary Design	63

LIST OF FIGURES (Continued)

<u>Figure</u>		<u>Page</u>
4.2.1-1	FTEPS Startup	65
4.2.1-2	FTEPS Startup From External Power	66
4.2.2-1	Control System Functional Diagram	68
4.2.2-2	Load Control Timing	69
4.2.3-1	Load Management Priority Levels	71
4.2.3-2	Load Management Timing	72
4.2.5-1	Differential Protection Concept	75
4.3.1-1	FTEPS Generator System	76
4.3.1-2	GCU Functional Diagram	78
4.3.1-3	GCU Protective Functions	79
4.3.1-4	Differential Current Detection	81
4.3.2-1	Battery Load Characteristics - Normal Operation	84
4.3.2-2	Battery Voltage Drops	85
4.3.2-3	Battery Load Characteristics - Normal Operation With Charging	86
4.3.2-4	Battery Load Characteristics - Emergency Operation Without Charging	87
4.3.3-1	Electrical Load Management Center Functional Block Diagram	89
4.3.3-2	Electrical Load Management Center Internal Power Distribution	90
4.3.3-3	Electrical Load Management Center Concept	91
4.3.4	SSPC Hardware Configuration	94
4.3.5	Electromechanical Power Controller	95
4.3.6-1	Remote Terminal Functional Block Diagram	97
4.3.6-2	Remote Terminal Number 2 Functional Block Diagram	98
4.3.7	Power System Processors	100
4.3.8	Avionics Simulator Functional Diagram	103
4.3.9-1	Remote Terminal Addresses	104
4.3.9-2	Minor Frame Loading	108
4.4-1	Software Development	111
4.4-2	Data Flow Diagram Concept	112

LIST OF FIGURES (Continued)

<u>Figure</u>		<u>Page</u>
4.4-3	Context Diagram	115
4.4-4	DFD0. The FTEPS Software	116
4.4-5	Data Dictionary	119
4.4-6	DFD1. Simulate Avionics Functions	125
4.4-7	Definitions in DFD1	126
4.4-8	DFD2. Perform PSP Control	130
4.4-9	Definitions in DFD2	132
4.4-10	DFD3. Perform ELMC Functions	137
4.4-11	Definitions in DFD3	138
4.4-12	DFD4. Perform RT Functions	143
4.4-13	Definitions in DFD4	144
4.4-14	Data Dictionary Example	148
4.4-15	Structured English Example	149
4.4-16	Structure Chart Example	150
4.4-17	Pseudo Code	151
4.5	FTEPS Demonstrator	153
4.5.1-1	Control Console Functions	154
4.5.1-2	Demonstrator Control Console	156
4.5.1-3	Generator Control Panel	157
4.5.1-4	Normal Display Mode (Screen 1)	158
4.5.1-5	Normal Display Mode (Screen 2)	159
4.5.1-6	Electrical Power System Flow Display	160
4.5.2-1	Load Simulator	162
4.5.2-2	Integrated Load Simulator	163
4.5.2-3	Load Bank Load Selection Panel	164
4.5.2-4	ELMC/Main Bus Distribution to Loads	166
4.5.2-5	Uninterruptible Load Configuration	167
4.5.3-1	Equipment Rack Functional Diagram	168
4.5.3-2	Equipment Rack - Front View	169
4.5.3-3	Equipment Rack - Rear View	171

LIST OF TABLES

<u>Table</u>	<u>Page</u>
2.5-1 Number of Data Bits Transferred	12
2.5-2 Data Bus Loading	13
2.5-3 High Speed Data Bus Requirements	16
2.7-1 Reliability and MTBF of Secondary Power System Components	27
2.7-2 Reliability Table	27
3.5-1 Simulated Loads	56
4.1.1-1 Distribution System Reliability	61
4.1.1-2 Reliability of Load Power	62
4.3.2-1 Battery Analysis	83
4.3.9-1 Message Description (PSP Inputs)	106
4.3.9-2 Message Description (PSP Outputs)	107

1.0 INTRODUCTION

The two objectives of this program are to produce a low-cost FTEPS design for an ATF aircraft and to design and fabricate a low-cost FTEPS demonstrator with an integrated load simulator for an ATF. The purpose of the program is to develop an electrical power generation and distribution system that can supply electrical power to the various critical systems on the aircraft with a reliability and power quality level commensurate with the requirements of the loads. Faults in the electrical system can and do occur due to various reasons. Adequate protection and controls to prevent propagation of these faults within the system need to be incorporated such that other normally operating electrical power channels are not effected.

Future aircraft are incorporating advancements in digital computer technology for more and more of the stability and control of the aircraft as well as mission functions. Some of the functions on the aircraft can be categorized as mission critical and loss of these functions could therefore keep the aircraft from completion its mission. More importantly, there are functions on the aircraft which are flight critical and loss of these functions would not only cause termination of the mission but also loss of the aircraft itself, especially when the aircraft is a fly-by-wire (FBW) aircraft.

The FTEPS program is a five-phase, 42 month, program as shown below;

- Phase I - Load Study

- Phase II - Analysis and Preliminary Design
 - Task 1 - FTEPS Demonstrator Basic Requirements
 - Task 2 - FTEPS Analysis, Trade-off Study, and Specific Requirements
 - Task 3 - FTEPS Demonstrator Conceptual Design
 - Task 4 - FTEPS Demonstrator Preliminary Design

- Phase III - Detailed Design

- Phase IV - Fabrication

- Phase V - Testing and Reporting

This report documents the work done in Phase II, Analysis and Preliminary Design. Phase II consisted of the four tasks mentioned above. Task 1 and 2 were run concurrently and covered a 3 month period. The results of Task 1 and 2 are documented in section 2, Electrical System Requirements and Analyses. Task 3 covered a 3 month period and the results are documented in section 3, Conceptual Design. Task 4 also covered a 3 month period and the results are documented in section 4, Preliminary Design.

2.0 ELECTRICAL SYSTEM REQUIREMENTS AND ANALYSIS

In Task 1 and 2 of Phase II, trade studies and analyses were conducted to determine the level of integration and redundancy of the electrical power system components and devices to meet the basic requirements of the electrical power reliability for flight critical, mission critical and non-flight critical loads. Based on the results of the trade studies and analyses, specific requirements for the FTEPS demonstrator were developed.

2.1 Electrical Loads

A load profile for the ATF mission was developed based on the load list developed in Phase I (Ref. 1). Figure 2.1-1 shows a tabulation of the loads for all the flight phases and also the maximum connected load. A load profile for the FTEPS is shown in Figure 2.1-2. The maximum connected load is 176,366 VA. The minimum connected load which occurs during emergency operation is 9,134 VA. The largest steady state load occurs during the combat phase and is equal to 102,082 VA.

2.2 Reliability Requirements

FTEPS is required to deliver electric power to the loads 100 times more reliable than the loads themselves. The reliabilities of the individual loads are too diverse to enable the FTEPS to be tailored to the requirements of each individual load. A practical approach to this problem was to calculate a single reliability number for each of the load categories. The reliability specification for the system, in which the load is a part, was used rather than the reliability of the load itself. Certain loads are far more reliable than their system specification requires, which could impose unnecessarily severe requirements on FTEPS. Not all elements of a system have the same reliability requirements such that the reliability of the system is driven by the component of least reliability. Supplying the low reliability components with power which meets the reliability requirements of the high reliability components doesn't significantly enhance the system reliability.

	MAX CON	TAXI	CLIMB	DASH	COMBAT	LANDING	CRUISE	EMER- GENCY
RADAR SENSOR SYSTEM	10,800	2,168	2,168	10,800	10,800	2,168	10,800	-
INTELS SENSOR SYSTEM	13,600	13,600	13,600	13,600	13,600	13,600	13,600	-
CNI SENSOR SYSTEM	2,975	2,975	2,975	2,975	2,975	2,975	2,975	1,200
IRST SENSOR SYSTEM	3,000	1,024	1,024	3,000	3,000	1,024	3,000	-
INFORMATION MANAGEMENT	1,125	1,125	1,125	1,125	1,125	1,125	1,125	250
SIGNAL PROCESSORS	5,200	5,200	5,200	5,200	5,200	5,200	5,200	-
MISSION AVIONICS	900	900	900	900	900	900	900	-
VEHICLE MAN. SYSTEM RACKS	2,200	2,200	2,200	2,200	2,200	2,200	2,200	2,000
ENGINE CONTROLS	400	400	400	400	400	400	400	400
SECONDARY POWER	750	750	750	-	-	-	-	-
FUEL INERTING	8,342	8,342	8,342	8,342	8,342	8,342	8,342	-
FUEL SYSTEM	20,849	6,449	16,049	9,649	9,649	8,049	7,249	-
FLIGHT CONTROL ACTUATOR	31,432	860	1,284	826	3,358	860	1,284	1,284
LIGHTING & MISC.	1,731	1,731	1,731	1,731	1,731		1,731	-
STORES MANAGEMENT	32,080	-	-	-	8,200	-	-	-
TLSS	982	982	982	982	982	982	982	-
ECS	40,000	34,800	38,800	40,000	38,800	34,800	38,000	4,000
TOTALS	176,366	83,506	97,530	101,730	102,082	84,356	97,788	9,134

Figure 2.1-1. FTEPS Electrical Power System Loading




Figure 2.1-2. FTEPS Load Profile

2.2.1 Flight Critical Loads

The reliability for flight critical loads is dictated by the requirements of the flight control system which makes up the largest portion of the flight critical system. MIL-F-9490D assigns a probability of loss of fighter aircraft due to a flight control system malfunction of 100×10^{-7} . Flight control system failures can be broken up to be 25 percent due to hydraulic power, 12.5 percent due to mechanical actuation systems, and 62.5 percent due to electrical controls.

The electrical controls portion of the flight control system is at least a two channel dual-redundant system. Therefore, the reliability of a single FTEPS flight critical load is no more than the reliability of one channel of the electrical control portion of the flight control system. The single channel reliability is the square root of the two channel dual-redundant system reliability.

Probability of Failure of Flight Control System = Q_{FCS}

Probability of failure of Electrical Control Portion of the Flight Control System = Q_{EC}

$$\begin{aligned}Q_{EC} &= (0.625) (Q_{FCS}) \\Q_{EC} &= (0.625) (100 \times 10^{-7}) \\Q_{EC} &= 6.25 \times 10^{-6}\end{aligned}$$

Probability of failure of a single channel of the electrical control portion of the Flight Control System = Q_{sc}

$$\begin{aligned}(Q_{sc}) (Q_{sc}) &= Q_{EC} \\(Q_{sc})^2 &= Q_{EC} \\(Q_{sc})^2 &= 6.25 \times 10^{-6} \\Q_{sc} &= 2.5 \times 10^{-3}\end{aligned}$$

Failures of the electrical control functions are due to failures in the electrical control portion itself and failures in the electrical power system supplying power to the electrical control portion. The electrical power system is required to be 100 times more reliable than the load it is supplying which is a single channel of the electrical control portion of the flight control system.

Unreliability of the electrical power system = Q_{EPS}

$$Q_{SC} + Q_{EPS} = 2.5 \times 10^{-3}$$

$$Q_{EPS} = Q_{SC} \div 100$$

$$Q_{SC} + (0.01) Q_{SC} = 2.5 \times 10^{-3}$$

$$Q_{EPS} = 2.48 \times 10^{-5}$$

2.2.2 Mission Critical Loads

As in the flight critical loads, it is not feasible to tailor the FTEPS to meet the reliability requirements of each and every individual mission critical load. The USAF Advanced System Avionics program (Contract No. F33615-85-C-1816) requires the survival essential mission critical equipment to have a mean time between failure of 200 hours or an unreliability (Q_{MC}) of 1.0×10^{-2} . This requirement is conservative as not all mission critical equipment is survival essential. Survival essential equipment includes such systems as the Radar Sensor System. When in a terrain following/terrain avoidance mode, a failure of the Radar Sensor System may place the airplane in jeopardy without being flight critical.

Q_{AV} = probability of failure of survival essential avionics

Q_{EP} = probability of failure of electrical power

The requirement for electrical power supplied to mission critical loads is that the reliability of the electrical power be 100 times greater than the reliability of the load. Failures in the airplane avionics are due to failures of the avionics or failures in the electrical power system.

$$Q_{AV} + Q_{EP} = Q_{MC}$$

$$Q_{EP} = Q_{AV}/100$$

$$Q_{AV} + 0.01Q_{AV} = 1.0 \times 10^{-2}$$

$$Q_{AV} = 9.9 \times 10^{-3}$$

$$Q_{EP} = 9.9 \times 10^{-5}$$

2.2.3 Nonflight Critical Loads

The Advanced System Avionics statement of work requires a mean time between failure of 70 hours or an unreliability (Q_{NFC}) of 2.8×10^{-2} for mission critical equipment. This number was used to develop the reliability requirement for the FTEPS nonflight critical equipment and is therefore conservative. Failures in the nonflight critical equipment are due to failures of equipment itself as well as failures in the electrical power system supplying the loads.

$$Q_{EP} = \text{unreliability of electrical power}$$

$$Q_{EP} = Q_{NFC}/100$$

$$Q_{NFC} + Q_{EP} = 2.8 \times 10^{-2}$$

$$Q_{NFC} + 0.01 Q_{NFC} = 2.8 \times 10^{-2}$$

$$Q_{NFC} = 2.77 \times 10^{-2}$$

$$Q_{EP} = 2.77 \times 10^{-4}$$

2.3 Power Interruptions

The flight critical aircraft loads are categorized as to their sensitivity to electrical power interruptions. The tolerance to power interruptions ranged from 50 microseconds to 2 seconds. Interruption of power beyond these limits

upsets the functioning of the load. Shown in Figure 2.3-1 is a tabulation of the flight critical loads and their power interruption time limit. Also shown in this list are the mission avionics system (MAS) computer racks which are mission critical. These were included because they are as sensitive to power interruptions as the vehicle management system (VMS) computer racks. The program requirement is to keep power interruptions, to flight critical loads, less than 50 percent of the maximum allowable time for the individual load. The system design objective for normal power to the loads is to keep power interruptions to a 50 millisecond maximum, which is within the requirements of most loads. This is achieved by transferring a load to an alternate source when a power dropout is detected. If the maximum allowable power interruption for a load is less than 50 milliseconds, the transfer method, in general, cannot be used. For these cases a method which ensures virtual uninterruptible power must be used. This will be accomplished by paralleling the battery with another source, such as the TRUs. The battery will provide "fill-in" power during interruptions on the main aircraft power buses. Paralleling eliminates time delays associated with switching.

2.4 Fault Requirements

The FTEPS fault requirements are established by the program statement of work. The FTEPS must be able to sustain multiple faults and still provide electrical power to the loads. Three faults must be sustained without loss of power to any flight critical load, two faults without loss of power to any mission critical load, and one fault without loss to any nonflight critical load. The faults may occur at different elements in the same power channel, the same elements in different power channels, or any combination thereof.

2.5 Data Bus Analysis

Data bus loading studies were conducted in the Advanced Aircraft Electrical System Control Technology Demonstrator (AAESCTD) program, AFWAL-TR-83-2033. Three architectures were analyzed, single integrated, hierarchical, and non-integrated. In the AAESCTD program, load complements of between 500 and 350 loads were analyzed. The load list prepared in Phase I accounts for 269 loads. For the bus loading study, this number was rounded up to 300.

<u>FLIGHT CRITICAL</u>	<u>POWER INTERRUPTION TIME</u>
VMS RACK 1	50 μ SEC
VMS RACK 2	50 μ SEC
VMS RACK 3	50 μ SEC
VMS RACK 4	50 μ SEC
ELEC ENG CONT UNIT 1	50 μ SEC
ELEC ENG CONT UNIT 2	50 μ SEC
L CANARD IAP1	2 SEC
L CANARD IAP2	2 SEC
R CANARD IAP1	2 SEC
R CANARD IAP2	2 SEC
L RUDDER IAP	2 SEC
R RUDDER IAP	2 SEC
L FLAP IAP	2 SEC
R FLAP IAP	2 SEC
14 DISACS	500 mSEC
COOLANT PUMP 1A + 1B	2 SEC
COOLANT PUMP 2A + 2B	2 SEC
<u>MISSION CRITICAL</u>	
MAS RACK 1	50 μ SEC
MAS RACK 2	50 μ SEC

Figure 2.3-1. Power Interruption Times

It is assumed that for each load there is a control bit, a status bit, and a trip indication bit. With processing capability in the electrical load management center (ELMC), the trip indication bit is not transmitted on the data bus, but is processed within the ELMC. This reduces the data bus loading and also the power system processor loading.

For the bus loading study, each architecture consists of 10 terminals, plus the power system processors. There are five ELMCs, 2 generator control units (GCUs), and three remote terminals (RTs). It is probable that the number of terminals will change; however, the total data transmitted on the bus will likely remain the same for a given SSPC complement. Thus, the bus loading should not change significantly.

Data bus loading is defined as the time required to transmit the required data, including overhead, divided by the total time available. The overhead included in the bus loading analysis is the time for the inter-message gap, message response, mode command word and status word. The bus traffic for the different architectures are shown in Table 2.5-1. The traffic is calculated based on the ELMCs having processing capability. This is the concept to be used on the FTEPS demonstrator. The 300 SSPC complement reflects the FTEPS load count. The other complements are from the AAESCTD program.

TABLE 2.5-1

NUMBER OF DATA BITS TRANSMITTED

Terminal Type	Discrete Inputs SSPC Complement										Discrete Outputs SSPC Complement				
	500		450		400		350		300(3)		500	450	400	350	300(3)
	(1)	(2)	(1)	(2)	(1)	(2)	(1)	(2)	(1)	(2)					
ELMC1	150	150	135	135	120	120	105	105	90	90	118	106	94	83	70
ELMC2	150	150	135	135	120	120	105	105	90	90	118	106	94	83	70
RT1	167	250	150	225	134	200	117	175	100	150	118	106	94	83	70
GCU1	50	50	45	45	40	40	35	35	30	30	50	45	40	35	30
ELMC3	150	150	135	135	120	120	105	105	90	90	118	106	94	83	70
ELMC4	150	150	135	135	120	120	105	105	90	90	118	106	94	83	70
ELMC5	150	150	135	135	120	120	105	105	90	90	118	106	94	83	70
RT2	167	250	150	225	134	200	117	175	100	150	118	106	94	83	70
GC ?	50	50	45	45	40	40	35	35	30	30	50	45	40	35	30
RT3	167	250	150	225	134	200	117	175	100	150	118	106	94	83	70

(1) Integrated and hierarchical architecture

(2) Non-integrated architecture

(3) FTEPS complement

TABLE 2.5-2

DATA BUS LOADING

Architecture Type		% Loading Per SSPC Complement				
	500	450	400	350	300	
Integrated						
Smart RT	52	51	51	51	50	
Hierarchical						
Smart RT	25	25	25	24	24	
Non-integrated						
Smart RT	26	25	25	25	24	

Inputs refer to data from the RT to the data bus. Outputs refer to data coming off the data bus to the RT. For the non-integrated architecture, 83 discrete inputs are added to RT1, RT2, and RT3. These are avionics inputs which the electrical system processors require to manage the electrical system. These discrettes are not included in the integrated or the hierarchical data bus architecture, since this data is assumed to be transmitted directly to the electrical system processor from the avionics processors. All data words transmitted on the bus are assumed to be packed 12 data bits per 16 bit word. This will allow expansion of four bits per word. Data bus I/O is bimodal to meet response times of 50 msec and 300 msec. Five percent of the I/O is spread over two minor cycles and 95% of the I/O is spread over 16 minor cycles.

The bus loading results for each architecture for the SSPC complements are shown in Table 2.5-2. For the integrated architecture, it is assumed that the minor cycle synchronization mode code to each of the power system devices is part of the avionics bus load. The bus loading figures for the hierarchical and non-integrated architectures includes the overhead of sending the minor cycle mode codes to the power devices.

For the integrated architecture, the bus loading includes a 36% avionics loading. This is based on DAIS data which was identified in the AAESCTD program. From the data shown in Table 2.5-2, all data bus loadings are acceptable, allowing for 100% growth; however, when the avionics bus traffic projected for PAVE PILLAR is considered, the integrated architecture cannot be implemented using the MIL-STD-1553B data bus.

Three data buses constitute the core of the information transfer network for the PAVE PILLAR avionics system: the vehicle management system (VMS) bus, the mission avionics system (MAS) bus, and a background bus for mass memory block data transfers. In the USAF/Boeing Advanced System Integration Demonstrations (ASID) System Definition program (Ref. 2), AFWAL-TR-84-1193, estimates of the data bus loading were established. A summary of data bus loading is presented in Figure 2.5-1. All three buses require throughput capacity and control characteristics not achievable with a MIL-STD-1553B avionics multiplexing approach. The MIL-STD-1553B data bus has a bit rate of 1 M bits/sec. The vehicle management system, of which the electrical system is a part, has a data requirement bit rate of 0.73 M bits/sec. This is data only and will exceed the 1 m bit/sec rate of MIL-STD-1553B when overhead and growth is accounted for. The PAVE PILLAR study shows that a high speed data bus is required. Based on the PAVE PILLAR systems, requirements for a high speed data bus have been developed and are shown in Table 2.5-3. A 20 M bit/sec data throughput rate is required.




Figure 2.5-1. PAVE PILLAR Data Bus Loading Summary

Table 2.5-3. High Speed Data Bus Requirements

Feature	Requirement
True throughput	20 MBPS
Latency	5 ms (max); 50 sec variance (goal)
Trunk length	150m
Control scheme	Distributed: autonomous access
Protocol	Single standard for all classes of service
Access schedule	Must support periodic transfers: deterministic timing statistics
Priority	Support dynamic priority assignment
Addressing modes	Physical, multicast, broadcast, content (label)
Number of stations	Up to 64 physical taps: 256 (goal); 1024 (recommended)
Message size	1 word to 4K words
Error detection	32-bit CRC
Diagnostics	Accessible from distributed nodes, self-testing interfaces, integral reflectometry
Redundancy	User-assigned level
Medium	Technology independent

For the FTEPS demonstrator, the single integrated architecture cannot be used, since the program will be constrained by 1 M bit rate of the MIL-STD-1553B data bus. The hierarchical bus architecture is the most suitable since the electrical loading can be handled by the MIL-STD-1553B data bus. The transfer of data between the avionics data bus and the electrical data bus can be simulated without the high speed data bus.

2.6 FTEPS Processor and Memory Sizing

To determine the processor memory size, the following hardware was assumed to be connected to the MIL-STD-1553B data bus:

- a power system processor
- 5 ELMC's with a total of 300 SSPC's
- 3 power system RT's
- 2 generator control units

Processor Loading

Processor loading is defined as the amount of time within a minor cycle that the processor is busy executing application and executive code. The loading of the power system processor, smart RT with 1750A microprocessor, and executive loading are discussed below.

Processor Loading - Equations Only

The processing time for the electrical system equations was derived by coding representative equations in the JOVIAL J73/I higher order language and then adding the execution times of the assembly language instructions that result when they are compiled. Although the analyses are based on the use of the J73/I programming language, the results are applicable to the Ada programming language. The Ada programming language has the capability to perform the same functions and, also, to perform certain functions which should decrease the executive requirements. The electrical system equations are organized into three categories as defined in the Advanced Aircraft Electrical System Control Technology Demonstrator program (Ref. 3), AFWAL-TR-83-2033.

Category I: These are power request equations and are of the form $Z=R$ where R may take one of the following forms:

- Form 1 One variable of the Form A or \bar{A} , or the value "logic 1"
- Form 2 Five variables arranged in any valid Boolean expression with each variable used once only
- Form 3 Twenty variables arranged in any valid Boolean expression with each variable used once only
- Form 4 Two hundred variables arranged as the sum of products with each product term composed of no more than six variables with no variable repeated in the Boolean expression

Category II: $C = \bar{L}P (R + Q)$

Where R is a Boolean expression of Form 1, 2, 3, or 4 listed above; P is a single variable; L is the solution to the latch equation and Q is test request.

Category III: $I = (L + PX)$

Where L is as defined in Category II above; P and X are single variables available to the system designer for definition.

The execution time per equation and number of equations are shown below.

Equation Category	Processing Time Per Equation	Number of Equations	Time per Category
Category I			
Form 1	16.5 usec	125	2063 usec
Form 2	49.25 usec	142	6994 usec
Form 3	134 usec	27	3618 usec
Form 4	1519 usec	4	6076 usec
Category II	38 usec	300	11400 usec
Category III	34 usec	300	10200 usec

The total execution time for all equations with 300 SSPC's is 40351 usecs.

Processor loading was calculated for systems with both dumb RT and smart RT configurations. In the dumb RT configuration, the power system processor calculates all equations. In the smart RT configuration, the ELMC and RT's calculate the category II and III equations and the processor calculates only the category I equations.

Equation calculation is bimodal to meet response time of 50 msec and 300 msec. In a dumb RT configuration, 5% of the calculations are spread over 2 minor cycles to meet the 50 msec response time and 95% of the calculations are spread over 32 minor cycles to meet the 300 msec response time. In a smart RT configuration, 5% of the calculations are spread over 2 minor cycles and 95% of the calculations are spread over 16 minor cycles.

The processor loading for equations only is:

No. of SSPC's	300
Dumb RT's	28%
Smart RT's	20%

Processor Loading - Executive

In the hierarchical architecture, the power system processor will have an executive that is responsible for both system actions and local actions. In addition, the executive will have processing requirements which result from being a remote on the avionics bus.

For the hierarchical architecture, the additional processor load is 20% of the applications processor load, the executive service for the power bus is 15%, and the executive service for the avionics bus is 7%. The total processor loading with 300 SSPC's is:

Dumb RT	55.6%
Smart RT	46%

RT Loading - Equations Only

In the smart RT configuration, each of the 5 ELMC RT's will have a 1750A (Fairchild 9450) microprocessor. The category II and III equations are divided equally between 5 smart RT's. The processing of equations is bimodal to meet response times of 50 and 300 msec. The processing load for each RT is 4.7% with 5% of the processing spread over 2 minor cycles and 95% of the processing spread over 16 minor cycles.

Memory Requirements

An estimate has been made of the memory requirements for the power system processor and for a smart RT. The elements competing for memory are as follows:

- executable code for applications equations
- other executable code for applications
- application data
- executive code
- executive data

The memory requirements for the equations were determined by coding representative equations in the J73/I higher order language. The memory requirement for the executive is estimated at 12000 words. The results are shown below.


	Memory Required - Words		
	<u>Equations</u>	<u>Executive</u>	<u>Total</u>
Processor with Dumb RT	24411	12000	36411
Processor with Smart RT	10911	12000	22911
RT - 1750A	2700	-	2700 (per RT)

2.7 Power Bus Architecture Reliability Analysis

Six power system designs, which included three generator two bus, three generator three bus, and four generator four bus architectures, were analyzed. For the three generator two bus system, two configurations were included, isolated sources (Figure 2.7-1) and cross-strapped sources (Figure 2.7-2). For the three generator three bus system only one configuration was included, isolated sources (Figure 2.7-3). For the four generator four bus system (Figure 2.7-4), fully isolated buses (Figure 2.7-5), split parallel buses (Figure 2.7-6) and cross-strapped buses (Figure 2.7-7) were analyzed.

The MTBF numbers for the components of the electrical power system are shown in Table 2.7-1. The power components include engines, Super Integrated Power Unit (SIPU), Variable Speed Constant Frequency (VSCF) generators, VSCF converters, gear boxes and isolators (clutches and contactors). For isolators, correct control commands were assumed to be successfully transmitted and received. The mode of actual switch position of the isolator is either good or bad. The rest of the power components have modes of successful operation or failure (inoperable). These components are normally operational with the exception of the SIPU which is normally off.

DEFINE FAULT PATHS:

- Any system component fails
use backup when available. 
- Otherwise use system 1
as power source.








Figure 2.7-1. Secondary Power System With Three Generators Isolated Sources

3) Any system 2 component failure & backup component failure:

—power Bus 2 through system 1

- 1) Any system 2 component Failure:
—power Bus 2 through 
AMAD 2 and SIPU Generator
- 2) AMAD 2 failure:
—power Bus 2 through SIPU
and SIPU generator 
- 4) Engine 2 failure:
—provide AMAD 2 power 
through SIPU
- 5) Converter 1 failed and some component in
system 2 also failed:
—power Bus 2 through Angle Gear Box
and engine 1 




Figure 2.7-2. Secondary Power System With Three Generators, Cross-Strapped Sources




Figure 2.7-3. Secondary Power System With Three Generators (Brick Wall Configuration)




Figure 2.7-4. Secondary Power System With Four Generators




Figure 2.7-5. Four Generator Four Bus System - Fully Isolated Buses




Figure 2.7-6. Four Generator Four Bus System - Split Parallel Buses




Figure 2.7-7. Four Generator Four Bus System - Cross-Strapped Buses

The results of the analysis are shown in Table 2.7-2. The reliability number is the probability of having at least one bus powered. A two hour mission time was used.

TABLE 2.7-1. RELIABILITY & MTBF OF SECONDARY POWER SYSTEM COMPONENTS

<u>Component</u>	<u>MTBF (Hours)</u>	<u>Reliability in a two hour mission</u>
Contactor	75,000	0.9999733337
VSCF Generator	13,450	0.9998513122
VSCF Converter/GCU	9,410	0.9997874827
NFT	546,450	0.99999634
AMAD Gear Box	2,000	0.9990004998
ANGLE Gear Box	2,000	0.9990004998
SIPU	1,100	0.9981834701
ENGINE	1,500	0.9986675552
CLUTCH	200,000	0.99999

TABLE 2.7-2. RELIABILITY TABLE

<u>Secondary Power System Type</u>	<u>Type of Configuration</u>	<u>Reliability</u>	<u>MTBCF (Hours)</u>
3 Generator 2 Bus	1. isolated sources	0.9999999748	79,365,000
	2. cross-strapped sources	0.9999999338	30,075,000
3 Generator 3 Bus	3. fully isolated	0.9999999760	83,333,000
4 Generator 4 Bus	4. fully isolated buses	0.9999989880	1,976,000
	5. split parallel buses	0.9999989931	1,986,000
	6. cross-strapped buses	0.9999989931	1,986,000

The most reliable configuration is the three generator three bus, configuration no. 3. The four generator configurations were less reliable due to the gear box and SIPU configuration. The SIPU does not drive a generator directly, as in the three generator configurations. The SIPU power delivery path goes through two gearboxes which degrades the reliability.

The difference between configuration nos. 1 and 2 is the mechanical cross-strapping between the gearboxes using the clutches. In the model used for this analysis, a failure of the clutch between the AMAD gearbox and the angle gear box will disable both gearboxes. Due to this failure mode and the low reliability of the gearboxes, mechanical cross-strapping degrades the overall system reliability.

3.0 CONCEPTUAL DESIGN

Two baseline generating and distribution concepts were selected from the six concepts studied during Task 2. A four generator architecture is required to meet the fault tolerance requirements of large flight critical loads such as the environmental control system. A split-parallel configuration most easily supplies the large quantities of power required to start large motor loads such as the environmental control system without power quality degradation. Therefore, the four-generator four-bus split-parallel configuration was chosen for development during conceptual design. The three-generator two-bus cross-strapped configuration was chosen for development during conceptual design as a bench mark to compare with the four-generator four-bus architecture.

The design approach taken was that 1) distributed buses and ELMCs would be used to minimize the hardware burden of redundancy and provide control system interface to the loads, 2) the ELMC would be considered as part of the load and loss of an ELMC would not cause loss of any flight critical load, and 3) the main power bus would be considered part of the load in the case of large loads that are connected directly to a main power bus. The main power buses and the ELMC power buses are powered from two sources. Adding an additional feeder to a load from a main power bus or ELMC bus adds two sources to the load. Several loads have more sources than their fault tolerance requirement as an additional feeder gave the load two additional sources when one source would have fulfilled the load's fault tolerance requirement.

Control system architectures were developed for both the four-generator four-bus configuration and the three-generator two-bus configuration. Concepts developed for the ELMC include a single power source for each of the AC and DC buses, dual source for each of the AC and DC buses, a single channel control architecture for the ELMC, a dual channel control architecture, and a single channel control architecture with dual power supplies. A conceptual design for the FTEPS integrated load simulator was developed based on the loading configuration developed during Phase I.

3.1 Four Generator Configuration

A four generator four bus configuration was developed during conceptual design as shown in Figure 3.1-1. The four generators are normally operated in a split-parallel configuration with generators on opposite AMADS being paralleled. Two batteries provide backup DC power for loads requiring uninterruptible power. Four ELMCs provide multiplexed load control with interface to the FTEPS power system processors.

The concept developed to power the Vehicle Management System (VMS) racks in the four generator four bus architecture is shown in Figure 3.1-1. Each VMS rack is powered from three sources. Two sources are 115 Vac, 400 Hz, from independent ELMCs and the third source is 28 Vdc from the main battery bus. The three sources are tied together in the power supply which is internal to the VMS rack. Uninterruptible power is provided by the sealed lead-acid battery which floats on the battery bus. The battery potential is nominally 24 V so that power is supplied to the battery bus by the transformer rectifier unit if possible. This scheme supplies power with a mean time between failure (MTBF) of 2.3×10^{11} hours which exceeds the flight critical requirement of 8.1×10^4 hours. The two ELMCs chosen to supply power to the VMS rack are each powered from two independent ac sources to give a total of four ac sources to each VMS rack. The battery brings the total ac and dc sources to each VMS rack to five which exceeds the FTEPS requirement of four sources.

The Mission Avionics System (MAS) racks are each powered by an ac source from an ELMC and a dc source from an independent ELMC's battery bus as shown in Figure 3.1-1. This distribution concept provides electrical power to each MAS rack of 5.3×10^8 hours MTBF. Each MAS rack is provided with two ac sources, two dc sources, and one battery source for a total of five sources. These reliability and redundancy capabilities exceed the FTEPS mission critical load requirement of 2.0×10^4 hours MTBF and the FTEPS mission critical fault tolerance requirement of two faults.




FIGURE 3.1-1. Four Generator Four Bus Distribution Concept

The power distribution concepts developed for the integrated actuator packages (IAP) are also shown in Figure 3.1-1. The concept is to power each IAP with an ac source from two of the four main ac buses. As the main buses are normally operated in split parallel, each IAP feeder is powered from two generators. This gives each IAP a total of four sources and a MTBF of 1.3×10^9 hours which exceeds the FTEPS flight critical load requirements. The IAPs can withstand a 1/2 second power interruption and therefore do not need a battery source.

The digital integrated servo actuator controllers (DISAC) and the stick and rudder sensors are powered from the battery bus of two separate ELMCs (Figure 3.1-1). These loads are flight critical and can withstand a 1/2 second power interruption. In the event that the SIPU should fail to come on line after loss of both engines, the DISACs, stick sensors, and rudder sensors would be needed to stabilize the airplane to allow the pilot to eject. These loads are therefore powered from the ELMC battery bus. The four generator four bus architecture provides the same two independent dc sources and one of two independent battery sources to each ELMC. This gives a total of four sources to each DISAC, stick sensor, and rudder sensor which meets the FTEPS fault tolerance requirement for flight critical loads. The MTBF calculated for the DISACs, stick sensors, and rudder sensors is 1.4×10^9 hours.

The ECS system is powered using two concepts, (Figures 3.1-1). Mission critical ECS equipment such as the main compressors are powered from a single main ac bus. The flight critical ECS loads are powered with two ac sources from the main ac buses. These loads require too large a quantity of power to allow them to be powered from an ELMC using a solid state power controller. All the ECS loads are ac and too large to consider using a battery and an inverter as a redundant power source. The four generator four bus architecture provides two sources to each of these mission critical loads. These loads are redundant so that there is a total of four ac sources from the main bus to power the dual redundant set of loads. This concept exceeds the FTEPS mission critical fault tolerance requirements and supplies power with a MTBF of 5.1×10^4 hours, which exceeds the FTEPS mission critical load reliability requirement.

The coolant pumps are flight critical and require two ac sources from the main ac buses to meet the reliability requirements. The four generator four bus architecture supplies power with a MTBF of 1.3×10^9 hours and provides four ac sources to the coolant pumps.

The concepts developed for powering the FTEPS fuel pumps are shown in Figure 3.1-1. The transfer pumps require a small enough quantity of power to allow them to be powered from ELMCs. The boost pumps require too large a quantity of power to allow them to be powered from an ELMC using a SSPC. The concept developed for the boost pumps is to power them from the main ac buses. The boost pumps are each sized large enough to supply both engines in the event of a pump failure. The four generator four bus architecture supplies each boost pump with two ac sources for a total of four sources to the dual redundant set. This architecture also supplies four ac sources to each transfer pump due to the switching action of the ELMC. The FTEPS mission critical redundancy requirements are satisfied for both the transfer and the boost pumps in the four generator four bus architecture. The four generator four bus architecture supplies power with a MTBF of 2.0×10^4 hours to the transfer pumps and 5.1×10^4 hours to the boost pumps, both of which meet the FTEPS mission critical requirements.

3.2 Three Generator Configuration

The three generator two bus architecture and distribution concept developed during conceptual design is shown in Figure 3.2-1. Primary AC power is supplied by two AMAD mounted VSCF generators with an auxiliary generator mounted on the angle gear box. Two batteries supply backup power to loads requiring uninterruptible power. Four ELMCs provide automated load management and reconfiguration as well as interface with the FTEPS power system processors over the MIL-STD-1553B data bus.

The concept developed to supply power to the VMS racks for the three generator two bus architecture is shown in Figure 3.2-1. Each VMS rack is powered from two ac sources provided by separate ELMCs and one source from one of the two main battery buses. This configuration provides power with a MTBF of 2.1×10^{11} hours which exceeds the FTEPS requirement of 8.1×10^4 hours for




Figure 3.2.1 Three Generator Twin Bus Distribution Concept

flight critical loads. If bus faults are considered above the ELMCs, faults on both main ac buses and one main battery bus would cause loss of power to two VMS racks. If like faults are not allowed, this architecture supplies the VMS racks with four sources, three ac generators and one battery.

The distribution concept developed for the MAS racks is also shown in Figure 3.2-1. Each MAS rack is powered by an ac source and a battery source from independent ELMCs. One of the two sources from the main ac buses which power the ELMC's ac bus also supplies power to the ELMC's battery bus under normal conditions so that the battery bus source feeding each MAS rack is not totally independent of the ac bus feeding each MAS rack. The reliability of power to the MAS racks could not be precisely calculated due to the dependencies of the three generator three bus architecture but can be approximated to be the same order of magnitude as the power supplied to the MAS in the four generator four bus architecture. This reliability greatly exceeds the FTEPS MTBF requirement of 2.0×10^4 hours for mission critical equipment. This concept provides two ac sources and a battery source for a total of three independent sources to each MAS rack. This meets the FTEPS mission critical fault tolerance requirement.

The IAPs in the three generator three bus architecture are powered as shown in Figure 3.2-1. As this architecture has two ac buses, all IAPs are powered from the same two buses. The three generator two bus architecture provides each IAP with three ac sources, the two main ac generators and the auxiliary generator mounted on the angle gear box, which does not meet the FTEPS flight critical fault requirement. The IAPs are provided power with an MTBF of 1.4×10^9 hours which exceeds the FTEPS flight critical load requirement.

The digital integrated servo actuator controllers (DISAC) and the stick and rudder sensors are powered from the battery bus of two separate ELMCs (Figure 3.2-1). These loads are flight critical and can withstand a 1/2 second power interruption. In the event that the SIPU should fail to come on line after loss of both engines, the DISACs, stick sensors, and rudder sensors would be needed to stabilize the airplane to allow the pilot to eject. These loads are therefore powered from the ELMC battery bus. The three generator two bus architecture provides the same two independent dc sources and one of two

independent battery sources to each ELMC for a total of four sources to each DISAC, stick sensor, and rudder sensor. This meets the FTEPS fault requirement for flight critical loads. The MTBF calculated for the DISACs, stick sensors, and rudder sensors is 1.4×10^9 hours.

The ECS system is powered using two concepts (Figure 3.2-1). Mission critical ECS equipment such as the main compressors are powered from a single main ac bus. The flight critical ECS loads are powered with two ac sources from the main ac buses. These loads require too large a quantity power to allow them to be powered from an ELMC using a solid state power controller. All the ECS loads are ac and too large to consider using a battery and an inverter as a redundant power source. The three generator two bus architecture supplies two sources to each of the dual redundant mission critical ECS loads for a total of three ac sources for the dual redundant set as the auxiliary generator is not counted twice. This exceeds the FTEPS mission critical fault tolerance requirement. The three generator two bus architecture supplies power with a MTBF of 5.4×10^4 hours which exceeds the FTEPS mission critical load reliability requirement.

The coolant pumps are flight critical and require two ac sources from the main ac buses to meet the reliability requirements. The three generator two bus architecture supplies power with a MTBF of 1.4×10^9 hours and provides three ac sources to the coolant pumps which does not meet the FTEPS flight critical fault tolerance requirement.

The concept developed for powering the FTEPS fuel pumps for the three generator architectures is shown in Figure 3.2-1. The transfer pumps require a small enough quantity of power to allow them to be powered from ELMCs. The boost pumps require too large a quantity of power to allow them to be powered from an ELMC using a SSPC. The concept developed for the boost pumps (Figure 3.2-1) is to power them from the main ac buses. The boost pumps are each sized large enough to supply both engines in the event of a pump failure. The three generator two bus architecture provides three ac sources to each of the transfer pumps due to the ELMC's bus switching action and three ac sources to the dual redundant set of boost pumps. Each main ac bus is backed up by the auxiliary generator in the three generator two bus architecture. This

generator is only counted for one main ac bus to give a total of three sources to the set of boost pumps. This concept meets the FTEPS mission critical fault tolerance requirement. The three generator two bus architecture provides power with a MTBF of 2.0×10^4 hours to the transfer pumps and 5.4×10^4 hours to the boost pumps. The concepts for both of these types of loads meet the FTEPS mission critical load reliability requirements.

3.3 Control System Architecture Conceptual Design

Block diagrams of control systems for the three generator and four generator power systems were developed and are shown in Figures 3.3-1 and 3.3-2. Both control systems represent a hierarchical architecture as shown in Figure 3.3-3. The area shown in the dotted line is simulated by the avionics simulator and the control console. The two control systems differ in the number of generator control units, remote terminals (RTs) and the auxiliary power control unit. Hardwired controls are provided for a limited number of essential functions, such as for emergency override and startup commands. The type of data bus link between the avionics simulator and the power system processors has not yet been defined. The RTs provide the control interface to the power switching devices of the main AC and DC power buses. Dual redundant power system processors are used in both configurations. A discrete hardwired data link is used, between the power system processors, to transfer system control from one processor to the other and for passing data to update the backup processor. Functional descriptions of the major components, power system processor, generator control unit, ELMC, remote terminal, and avionics simulator, are shown in Figures 3.3-4 through 3.3-8. A dual redundant MIL-STD-1553B data bus is used to transmit the bulk of the data in the system. Discrete wiring is used as a back-up control path (to the data bus) for flight critical loads. Due to the system fault tolerance requirements (3 faults for flight critical loads) the data bus, in a dual redundant configuration does not meet this requirement.

3.4 ELMC Conceptual Design

Several ELMC configurations were analyzed and considered for use in FTEPS. The baseline configuration shown in Figure 3.4-1 consists of three distribution buses; an ac, a dc, and a battery bus. The ac and dc buses can




Figure 3.3-1. Three Generator Control System




Figure 3.3-2. Four Generator Control System




Figure 3.3-3. Hierarchical Data Bus Integration – System Control Scheme




Figure 3.3-4. Power System Processor Functions




Figure 3.3-5. Generator Control Unit Functions




Figure 3.3-6. ELMC Functions




Figure 3.3-7. Remote Terminal Functions




Figure 3.3-8. Avionics Simulator Functions




Figure 3.4-1. Baseline ELMC With Full Complement of SSPCs

be supplied from either of two ac buses or two dc buses through relays. The battery bus is primarily supplied by the dc bus with battery backup available during power interruptions to the dc bus. A second configuration is shown in Figure 3.4-2. This configuration is basically the same as the baseline except that the relay used to switch the power sources onto the distribution buses has been deleted. A reliability and sensitivity analysis was performed on the two configurations and is summarized in Figure 3.4-3. This analysis shows that little gain in reliability is realized by adding the redundant power source and relay of Figure 3.4-1; however, the relay adds fault tolerance to the electrical system by enabling the ELMC to choose among two power sources for the distribution bus.

The sensitivity analysis shows that the electrical remote terminal (ERT) is largest contributor to the ELMC's unreliability. The most gain in reliability can be achieved by increasing the reliability of the ERT. Three ERT configurations were considered for use in the ELMC. The baseline ERT is shown in Figure 3.4-4. This ERT is a single channel system consisting of a power supply, central processing unit, memory, bus interface unit, analog input/output, and parallel input/output. The dual channel ERT shown in Figure 3.4-5 contains two identical channels shown in Figure 3.4-4 with a bus tie between the address and data buses of the two channels. The third ERT configuration is a single channel system with dual power supplies as shown in Figure 3.4-6. A reliability analysis was performed on the three ERT configurations and results are shown in Figure 3.4-7.

The ELMC must deliver high quality, reliable power to the flight and mission critical FTEPS loads. The reliability and power interruption requirements of these loads require that they have more than one power source. These loads can either be sourced from one ELMC or several ELMCs. A single failure in the ERT may cause the ELMC to fail to supply power to all its loads. As the ERT has the lowest reliability of any of the ELMC's components, sourcing flight and mission critical loads from a single ELMC will not meet FTEPS reliability and redundancy requirements.




Figure 3.4-2. Alternate ELMC Configuration

CONFIGURATION RELIABILITY

ELMC CONFIGURATION	RELIABILITY OF POWER TO AC LOAD	MTBF OF POWER TO AC LOAD (HOURS)
BASELINE (Figure 3.4-1.)	0.999899542	19,908
ALTERNATE (Figure 3.4-2.)	0.999899444	19,888

SENSITIVITY

COMPONENT	RELIABILITY OF POWER TO LOAD FROM EITHER AC OR FLIGHT CRITICAL DC	FAILURE RATE OF POWER TO LOAD FROM EITHER AC OR FLIGHT CRITICAL DC (FAILURES/HOUR)
BASELINE	0.999899543	5.0231×10^{-5}
INCREASE AC BUS RELIABILITY TO 0.999999	0.999925207	3.7398×10^{-5}
INCREASE SSPC TO 0.999999	0.999935820	3.2091×10^{-5}
INCREASE ERT TO 0.9999999	0.999935920	3.2041×10^{-5}
INCREASE BUS CONTRACTORS TO 0.999999	0.999925207	3.7398×10^{-5}

Figure 3.4-3. ELMC Reliability and Sensitivity Analysis




Figure 3.4-4. Single Channel ERT




Figure 3.4-5. Dual Channel ERT




Figure 3.4-6. Single Channel ERT With Dual Power Supplies

	<u>RELIABILITY (R)</u>	<u>UNRELIABILITY (Q)</u>
BASELINE SINGLE CHANNEL ERT	0.9996349129	3.65×10^{-4}
DUAL CHANNEL ERT	0.9999998667	1.33×10^{-7}
SINGLE CHANNEL ERT WITH DUAL POWER SUPPLY	0.9997148805	2.85×10^{-4}

Figure 3.4-7. ERT Reliability Analysis

The configuration chosen for the FTEPS ELMC conceptual design is the baseline configuration shown in Figure 3.4-1. The bus select relay used to switch between ac and dc sources allows the FTEPS redundancy requirements to be more easily met than sourcing the ELMC from a single ac or dc source. The baseline configuration incorporates a single channel ERT. A reliability calculation was performed for this configuration and is shown in Figure 3.4-7. This calculation was based on discrete logic design. It is projected that for a production ATF aircraft using advanced circuit technology such as VLSI and hybrid circuits, this number can be improved an order of magnitude to 0.9999634913. This projected reliability number was used in determining the overall system reliability, which will exceed the minimum reliability requirements.

3.5 Integrated Load Simulator

The integrated load simulator simulates the individual loads of the ATF type aircraft identified in Phase I. The loads represent typical loads anticipated for a 1990-1995 aircraft and provide a loading characteristic to establish electrical system capacity and configuration requirements.

The load simulator will allow the system to demonstrate a load management scheme that reflects an aircraft mission and optimizes electrical system distribution of power. This distribution occurs through the ELMCs via interconnect cables which attach to the load simulator patch panel. The major load groups to be simulated are shown in Table 3.5-1.

4.0 PRELIMINARY DESIGN

An FTEPS preliminary design was developed based on the the four generator concept developed during Task 3, Conceptual Design. The conceptual design effort focussed on two configurations, a three generator and a four generator configuration. Both configurations met the reliability requirements of the loads; however, only the four generator configuration meets the fault requirements of the program. The preliminary design of the control system is based on the hierarchical data bus architecture developed during Conceptual Design. Several candidate ELMC configurations were evaluated during the Conceptual Design. The configuration selected for preliminary design is shown in Figure 3.4-1, which incorporates a single channel ERT.

4.1 System Description

The selected FTEPS configuration is a four generator system which incorporates a MIL-STD-1553B data bus and MIL-STD-1750A computer for system control and solid state power controllers and electromechanical power controllers for fault protection and load control. The system incorporates electrical load management centers (ELMC) which are distributed load buses. The ELMC concept minimizes the hardware burden of redundancy and provides a control system interface to the loads. The ELMCs are located close to the loads and in a fault analysis is considered part of the load. Thus, redundant power feeders (from the main power bus) to the ELMC are considered redundant to the load even if there is a single power feeder between the load and ELMC. For large loads, which are powered directly from the main power buses, the main power bus is considered part of the load.

The data bus and power system processors are not considered flight critical. Loss of these components will not result in loss of power to any flight critical loads. Adequate hardwired backup control and localized processing in the ELMCs and RTs will accomplish this. The data bus and processors are mission critical. They are required to turn certain loads on and off during various mission phases and to implement load shedding. As mission critical equipment, the data bus and processors are required to be triple redundant. Currently MIL-STD-1553B data buses are configured to run in pairs, thus two

dual redundant bus pairs would be required along with three power system processors. These configurations are currently being developed for advanced avionics and flight control systems and will employ quad or triple redundant high speed data buses and multiple redundant processors. Since these technologies are still in the development stage and would be costly to implement for the FTEPS demonstrator, the FTEPS design will implement only a dual redundant MIL-STD-1553B data bus and dual redundant processors. This will not preclude the use of adequate redundancy in the future to meet the mission critical fault tolerance requirement, when the data bus technology becomes available. The dual redundant configuration will demonstrate the capability of fault tolerance and integrated control concepts of the FTEPS demonstrator.

TABLE 3.5-1 SIMULATED LOADS

AVIONIC LOADS	FLIGHT CONTROL LOADS	ECS LOADS
Radar sensor	L Canard IAP 1	Avionics loop compressor
INEWS	L Canard IAP 2	Coolanol pump 1
CNI	R Canard IAP 1	Coolanol pump 2
IRST	R Canard IAP 2	Vapor cycle compressor 1
Information management	L Rudder IAP	Vapor cycle compressor 2
MAS racks	R Rudder IAP	Miscellaneous fans
VMS racks	L Flap IAP	
Signal processor racks	R Flap IAP	
Mass memory unit	14 DISACS	
ENGINE CONTROL LOADS	FUEL SYSTEM LOADS	STORES MANAGEMENT LOADS
L Electronic engine control module	Fuel indicators	
	Left boost pump	8 MIL-STD-1760A store stations
R Electronic engine control module	Right boost pump	
	Transfer pump 1	
	Transfer pump 2	
	Transfer pump 3	
	Transfer pump 4	
	Transfer pump 5	

4.1.1 Power System

The power system consists of four 60 KVA variable speed constant frequency (VSCF) generators which are operated in a split parallel configuration. The power system is shown in Figure 4.1.1-1. Generators 1 and 2 are paralleled and generators 3 and 4 are paralleled. External power can be applied to AC buses 1 and 2 and AC buses 3 and 4 independently. Two generators are powered off each engine as shown in Figure 4.1.1-2. Emergency and auxiliary power is provided by the SIPU which drives the main generators through the series of clutches and the angle gearbox. There are four 75 ampere transformer rectifier units (TRU), one on each AC bus. The original power system configurations developed during Conceptual Design contained two TRUs. This was based on the assumption that no flight critical or mission critical loads were powered off the DC bus without battery backup; however, the stores management system requires enough DC power to make it unfeasible to use battery backup. Each of the eight store stations requires two ten amp 28 VDC inputs. Since the stores management system is mission critical, the power network to it must sustain two faults and still remain operational. To meet this requirement two additional TRUs were added. Two batteries are used in the system for emergency power and for power to loads requiring uninterruptible power. Each battery, as shown in Figure 4.1.1-1, is paralleled with two TRUs. The batteries are lead acid and are float charged. Power is distributed to the loads through the ELMCs which contain the SSPCs. The four ELMCs in the system are connected to the AC, DC and battery buses as shown in Figure 4.1.1-1. Each AC and DC bus in the ELMC has two sources of power available to it. Each source is electrically isolated from the other and also mechanically isolated. The ELMC internal battery bus is paralleled with the main battery bus and the internal DC bus. The SSPCs are connected to the internal power buses in the ELMCs. The majority of loads under 10 amps will be powered by the SSPCs. Loads requiring 10 amp or more will be powered off the main AC and DC buses. For these loads electromechanical power controllers (EMPC) are used to control and protect the load circuit.

Shown in Figure 4.1.1-1 is the input power configuration for the GCUs, RTs, and power system processors. The GCU is powered from the battery bus and the generator it is controlling. The RTs are powered from an AC bus and a battery bus.




Figure 4.1.1-1. FTEPS Configuration




Figure 4.1.1-2. Secondary Power System

The power system processors are powered from two main AC buses and also the battery bus, to ensure power is continuously available to the processors. The ELMCs obtain control power from the internal battery bus.

The reliability of the power system was calculated and the results shown in Table 4.1.1-1. The data is expressed as probability of failure, or loss of power, at each of the main power buses and at the power buses in the ELMC. To meet the reliability and fault tolerance requirements of the program, the loads are powered from multiple buses or ELMCs. The preliminary power distribution configuration for the loads is described in paragraph 4.5.2. Shown in Table 4.1.1-2 is the required reliability of power to each category of load, flight critical, mission critical, and nonflight critical, and the reliability of power, which takes into account redundancy, delivered by the FTEPS.

4.1.2 Control System

The FTEPS control system incorporates a hierarchical control architecture which is integrated with the Vehicle Management System (VMS). This architecture is shown in Figure 3.3-3. The portion of the system shown within the dotted line will be simulated by the avionics simulator. The control system configuration is shown in Figure 4.1.2-1. A dual redundant MIL-STD-1553B data bus is used to link the control elements of the FTEPS with the power system processors which function as data bus controllers, power system manager, and interface to the avionics system. Discrete wiring is used for certain critical functions and for functions which must be independent of the data bus.

In Figure 4.1.2-1, the external power control unit was eliminated (see Figure 3.3-1 and 3.3-2 for original configuration). The external power control unit monitors the power quality of the external power and controls the external power contactors. These functions have been incorporated into RT2.

Table 4.1.1-1. Distribution System Reliability

MAIN BUS		PROBABILITY OF FAILURE
AC BUS		2.10 E-6
DC BUS		1.19 E-4
BATT BUS		1.39E-7
ELMC		
AC BUS		6.32 E-5
DC BUS		6.32 E-5
BATT BUS		9.71E-9

Table 4.1.1-2. Reliability of Load Power

	Probability of Failure	
	FTEPS-Minimum	Requirement
Flight Critical Loads	1.0 E-8	2.5 E-5
Mission Critical Loads	1.0 E-8	9.9 E-5
Non-Flight Critical Loads	1.0 E-4	2.7 E-4




Figure 4.1.2-1. Control System Preliminary Design

4.2 System Operation

The performance of FTEPS can be categorized into five basic operations; startup, load control, load shedding, power quality control, and fault protection. System operation is automatic, requiring no operator intervention, except for system startup from external power.

4.2.1 Startup

Three options are available for system startup. The system startup can begin with startup of the main aircraft engines, startup of the SIPU, or application of external power to the aircraft. The basic startup procedure is shown in Figure 4.2.1-1. The main generators are the initial source of electrical power on startup from the aircraft engines or SIPU. The aircraft engines or the SIPU provide rotational power to the AMAD gearboxes on which the generators are mounted. When the generators reach operational speed, the generator is energized and power is applied to the main power buses, automatically. This is controlled by the generator control units which receive operational power from the permanent magnet section of the generator and also from the battery. When power is applied to the main power buses, the remote terminal controlling the electromechanical power controllers on the bus is energized and will then apply power to the ELMCs and power system processors. The control system is then initialized and power applied to the aircraft loads.

Startup can be accomplished from an external power source. The procedure, shown in Figure 4.2.1-2, includes a "no break" power transfer from external power to main generator power. External power is applied to the external power receptacle. When power is within the power quality limits, an external "power ready" signal is generated and the external power contactor is closed. The generator control unit then closes the bus tie breaker (BTB) (if it is open) which applies external power to the main power buses. At this point the procedure for applying power to the load is the same as a power up from the main generators. After the system is powered up from external power, the engines are started. When the generators reach operational speed, a power ready signal is set. The generator circuit breaker (GCB) then closes,




Figure 4.2.1-1. FTEPS Startup




Figure 4.2.1-2. FTEPS Startup From External Power

paralleling the generator with the external power source. After the GCB closes, the external power contactor opens, disconnecting the external power source. The transfer is accomplished with no break in power to the loads.

4.2.2 Load Control

Load control involves turning power on or off to a load. This is accomplished through the use of SSPCs (or EMPCs for larger loads). The load control process is shown in Figure 4.2.2-1. The process begins with a request for power to a load or subsystem, generated in the avionics simulator. This request is transmitted to the power system processor. The request is processed by the load control function which determines which SSPC or group of SSPCs control power to a particular load or subsystem and the sequence, if applicable, for turning the power on. The power system processor then transmits SSPC(s) turn-on request(s) to the appropriate ELMC(s). The SSPC control module in the ELMC processes the turn-on request to determine if a priority level which inhibits the turn-on is in effect (refer to paragraph 4.2.3) or if the SSPC is "locked-out" due to a fault condition. If either is the case, the SSPC will not turn on, otherwise it will. The data transfer between the power system processor and the ELMC occurs over the MIL-STD-1553B data bus. The load control process is dependent on the minor cycle timing of the data bus (see paragraph 4.3.9 for an explanation). There are 32 minor cycles per second in the FTEPS. Every nine minor cycles, the power requests are received from the avionics simulator, processed by the power system processor, and the results transmitted to the ELMC where the request is implemented. This timing is shown in Figure 4.2.2-2. If a power request is generated and immediately transmitted to the power system processor, the time delay till the power is actually applied to the load is three minor cycles or 94 milliseconds. The worst case time delay occurs when the power request is generated right after the receive cycle, in which case the request must wait till the next receive cycle. This results in a maximum delay of 375 milliseconds as shown in Figure 4.2.2-2.




Figure 4.2.2-1. Control System Functional Diagram




Figure 4.2.2-2. Load Control Timing

4.2.3 Load Management

Load management increases the probability of mission completion with diminished generation capacity. It is generally accomplished in two stages. In the first stage, after a system overload is detected, an attempt is made to relieve the overload by transferring ELMCs from the overloaded generator channel to an alternate. In the second stage, if the overload condition still exists, individual loads are shed. The loads least critical to the current mission phase are shed first. The first stage can be by-passed if it will cause an overload on the channel to which the ELMC is being transferred.

The functions involved in the load management process are shown in Figure 4.2.2-1. The process begins in the generator control unit where a generator output is monitored. The generator output data is transmitted over the data bus to the power system processor. There, the system configuration control function, which monitors the current configuration of the FTEPS, processes this data and determines if an overload exists, the extent of the overload, and the generator(s) which is overloaded. This information is transferred to the load shedding control function which uses this data, along with mission phase data from the avionics simulator, to determine if the first or second stage should be implemented. If the first stage is implemented and the overload condition is not relieved, stage two is implemented.

The implementation of the load shedding stage involves the selection of a load management priority level. There are sixteen priority levels as shown in Figure 4.2.3-1. There are multiple levels for each mission phase. Normally, the load management level is set to 1, i.e., all loads enabled for flight operation. In any of the other levels, only those loads critical to a particular mission phase are enabled. Multiple levels are available for each mission phase, each level representing a different power level. This allows the mission load to be matched more accurately with the generation capacity of the system.

The load management process is time constrained by the data bus timing. The data bus timing is based on 32 minor cycles per second. This is described in detail in paragraph 4.3.9. Shown in Figure 4.2.3-2 is the minor cycle timing

- | | | | |
|---|----------------------------|----|---------------------------------|
| 1 | Normal | 9 | Intermediate Cruise |
| 2 | Maximum takeoff/Climb | 10 | Minimum Cruise |
| 3 | Intermediate Takeoff/Climb | 11 | Maximum Combat Maximum ECM |
| 4 | Minimum Takeoff/Climb | 12 | Maximum Combat Without ECM |
| 5 | Maximum Landing | 13 | Intermediate Combat With ECM |
| 6 | Intermediate Landing | 14 | Intermediate Combat Without ECM |
| 7 | Minimum Landing | 15 | Minimum Combat Without ECM |
| 8 | Maximum Cruise | 16 | Ground Maintenance |

Figure 4.2.3-1. Load Management Priority Levels




Figure 4.2.3-2. Load Management Timing

for the load management function. System status data, which includes configuration and generator load information, is received and processed by the power system processor every three minor cycles. If an overload occurs just after status information has been received by the power system processor, the overload information must then wait for three minor cycles till the next receive cycle. This is the maximum delay in detecting an overload. Once an overload is detected, a 469 millisecond time delay is enacted before action is taken. This is to ensure the overload condition is not a transient condition. At the end of the time delay, an ELMC transfer or load shed will occur. System status is continuously monitored and, if after 281 milliseconds the overload still exists, load shedding will be implemented. If it had already been implemented, the priority level is changed to further decrease the load.

4.2.4 Power Quality Control

Power quality is provided per MIL-STD-704C. The power quality control is provided at two levels in the system, at the main power buses and at the ELMC. The generator control units monitor and control power quality at the main power buses. The functions of the generator control units are described in paragraph 4.3.1. The ELMC functions to minimize undervoltages at the loads. This is accomplished by transferring the ELMC loads from one power bus which is below the voltage limits, to another power bus which is within limits. The ELMC functions are described in paragraph 4.3.3.

4.2.5 Fault Protection

A primary function of the FTEPS is fault protection. Fault protection is provided by differential fault current protection circuits, electromechanical power controllers (EMPC), and solid state power controllers (SSPC). The generator feeders and main AC power buses are protected by differential fault current protection circuits, generally referred to as differential protection or DP. The EMPCs are used to protect the distribution feeders and load feeders to large loads. The SSPCs are used to protect the majority of load feeders.

DP utilizes current transformer loops to detect fault currents. When fault currents are detected, the faults are cleared by isolating and switching power off to that part of the circuit. The DP networks are shown in Figure 4.2.5-1. There are two types of DP networks, a generator DP network and a sync bus DP (SBDP) network. The generator DP network covers two zones. Zone 1 is the converter and feeder to the main bus. Zone 2 is the main bus. Faults in Zone 1 are cleared by opening the GCB. Faults in Zone 2 are cleared by opening the GCB and BTB. The SBDP network covers the sync bus, the wiring interconnecting the BTBs and EPC. Faults on the sync bus are cleared by opening the BTBs and EPC.

The EMPCs and SSPCs are used to protect distribution and load feeders and are described in paragraphs 4.3.4 and 4.3.5, respectively. These devices sense current. When fault current levels are detected the device opens the circuit with a switch, solid state in the case of the SSPC. The EMPCs are used in circuits of ten amps or greater, while the SSPCs are used in circuits less than ten amps.

4.3 Hardware Description

4.3.1 Generators

The FTEPS generation system consists of four 40/60 KVA, 115V, 400Hz variable speed constant frequency (VSCF) generators operated in a split parallel configuration. The generators are mounted on and driven by two airframe mounted accessory drives (AMAD). Auxiliary and emergency power is provided by a super integrated power unit (SIPU) which drives the AMADs through an angle gear box and clutches as shown in Figure 4.1.1-2.

The VSCF generators are DC link machines capable of generating 60 KVA each continuously and 85 KVA for five minutes. The generators are connected in the configuration shown in Figure 4.3.1-1. The generators produce an ac voltage which is rectified to dc and fed to the converter. The converter inverts this dc voltage to produce a constant 400 Hz, 115 VAC output. Two generators are driven by each AMAD with generators on opposite AMADs paralleled through the bus tie breakers (BTB) as shown in Figure 4.3.1-1. This split parallel




Figure 4.2.5-1. Differential Protection Concept




Figure 4.3.1-1. FTEPS Generating System

concept allows the FTEPS to support large loads such as the environmental control system and integrated actuator packages without degradation of power quality.

Each generator/converter channel is controlled by a generator control unit (GCU). A GCU functional diagram is shown in Figure 4.3.1-2.

Generator/converter interfaces with the GCU are shown as well as interfaces with the external power monitor, differential current protection (DP) loops, the FTEPS control console, and the FTEPS MIL-STD-1553B data bus. The GCU power quality protective functions and trip parameters are shown in Figure 4.3.1-3. The trip functions are broken up as to generator circuit breaker (GCB) trips and bus tie breaker (BTB) trips. The GCU controls and monitors the BTB and GCB through a hardwire interface. External power point-of-regulation (POR) voltage is provided to the GCU through a hardwire interface to allow the GCU to synchronize the generating channel with external power for no break power transfer between ship's power and external power. The GCU provides fault current protection by monitoring the generator DP loop and the synchronizing bus DP loop. The GCU interfaces with the generator and BTB control switches on the control console to provide optional manual control of the generator and the BTB. The GCU also interfaces with the power system processors over the MIL-STD-1553B data bus to provide generation system status, DP status, and built-in test information to the power system processors.

The GCUs control the synchronization and paralleling of generators. All generators are constantly synchronized by the master frequency reference provided by GCU 1. Modes of parallel operation include all four generators paralleled with external power during no break power transfer at startup, split parallel operation during power up without external power, normal split parallel operation, and all four generators paralleled with external power during power down to external power. No bus power control unit is used in the FTEPS system therefore external power must be monitored by a remote terminal which will provide an external power ready signal to the GCUs and control the external power contactor on request from the GCU.




Figure 4.3.1-2. GCU Functional Diagram

FUNCTION	TYPE OF SENSING	LIMITS	
		TRIPPING PARAMETER	TIMED DELAY SECONDS
GFS & GCB TRIP FUNCTIONS			
Overvoltage (OV) Undervoltage (UV) Underfrequency (UF) Overfrequency (OF) Differential Protection (DP1) Extraneous Frequency (EF2) DC Content (DCC2)	Average Low Phase One Phase One Phase CT Loop High Phase High Phase	122 ± 3 Volts 106.5 ± 2.5 Volts 385 ± 5 Hz 415 ± 5 Hz 20 ± 5 Amps Ext. Freq. Overvoltage ≥ 0.25 Volts DC	Inverse 3 ± 0.5 3 ± 0.5 3 ± 0.5 3 ± 0.5 0.03 Max. 3 ± 0.5 Inverse, 0.6 V-Sec. Above 0.25V DC
Gen/Converter Fault (GCF) Gen. Undersapped (GUS) DC Link Overvoltage (LOV) Watch Dog Timer (WDT) Exciter Field Current High (EFAHI) Overcurrent (OC)	CT PMG Link Voltage Microprocessor Exciter Field DPCT	20 ± 5 Amps 12,200 ± 100 RPM ≥ 375 Volts Lack of Signal ≥ 5.5 Amps 250 ± 10 Amps	0.03 Max. 0.075 ± .025 None None None 2.5 ± 0.5
BTB TRIP FUNCTIONS			
Underexcitation (UE) Overexcitation (OE)	CT Loop CT Loop	8 ± 2 Amps (*) 8 ± 2 Amps (*)	2.0 ± .5 Inverse
Real Current Unbalance (RCU) DC Content (DCC1) Extraneous Frequency (EF1)	CT Loop High Phase High Phase	8 ± 2 Amps (*) ≥ 0.25 Volts DC Ext. Freq. Overvoltage	2 ± 0.5 Inverse 1 ± 0.5
Differential Protection (DP2) Sync Bus Differential Protections (SBDP) Sustained Parallel Operation (SPO)	CT Loop CT Loop Contactor Status	20 ± 5 Amps 30 ± 10 Amps EP and AC Power Paralleled	0.03 Max. 0.05 ± 0.01 0.4 ± 0.1


- Maximum Differential. Nominal "K" Factor = 3.0 $\Delta V/\Delta I$.

Figure 4.3.1-3. GCU Protective Functions

The GCU protects the generating channel against feeder faults by monitoring two DP loops. The generator DP loop as shown in Figure 4.3.1-1 senses faults in the feeder from the converter to the main bus including the main bus itself. The synchronizing bus DP loop senses faults in the feeder between the main buses. Figure 4.3.1-4 shows a typical DP loop where a power feeder is passed through two current transformers. If a fault occurs in the feeder anywhere between the current transformers, a voltage is developed across the resistor R. This voltage is the DP loop fault signal sent to the GCU. If a fault occurs in the generator DP zone, the GCB is tripped. If this GCB tripping action clears the fault, no further action is taken. If the GCB trip does not clear the fault, the BTB is then tripped. If a fault occurs in the synchronizing bus zone, the BTBs at either end of the synchronizing bus are tripped.

Two switches for each generating channel will be located on the FTEPS control console and will provide manual control of the generator and the BTB. The generator control switch is a single-pole, double-throw switch with "on" and "off" positions. The GCB is closed and power is delivered to the main bus provided the voltage and frequency are within limits and the generator control switch is in the "on" position. Moving the generator control switch to the "off" position trips the GCB and de-energizes the generator channel. The BTB switch is a single-pole switch with momentary "on" and momentary "off" positions. The momentary "on" position closes the BTB if no trip signal exists and resets the GCU's BTB auto close lock-out. The momentary "off" position trips the BTB and sets the GCU's BTB auto close lock-out.

A MIL-STD-1553B bus interface unit is included in the GCU to allow the GCU to transmit generating system status and built-in-test information to the FTEPS power system processors over the FTEPS MIL-STD-1553B data bus. Data to be transmitted over the MIL-STD-1553B data bus by the GCU to the power system processors include generator on/off status, GCB open/close status, BTB open/close status, generator current, and oil temperature. The generating system is autonomous and therefore no control commands are needed from the power system processors to the GCUs.



Normal Condition
 $V = 0$

Fault Condition
 $V = R n (i_T - i_{T.F}) = P n i_F$
 where n = transformer turns ratio

Figure 4.3.1-4. Differential Current Detection

4.3.2 Batteries

Preliminary performance requirements for the battery system have been developed based on a two hour mission. These include start-up, emergency and transient power conditions along with recharging conditions. Load voltage requirements are per MIL-STD-704C. Lead acid batteries are used because they require low maintenance and they can be float charged.


The first requirement the battery system must meet is to supply 2515 watts for a five minute ground start-up with a minimum of 16 volts (starting/emergency limit) supplied at the loads. The second requirement is to supply 3210 watts for a ten minute emergency situation with 16 volts (starting/emergency limit) minimum at the loads. The system must also be able to supply 3300 watts for five one second transient (switching) conditions with a 20 volt (transient limit) minimum load requirement. Finally, the battery system must be fully recharged within the two hour mission if no emergency situation arises.

An analysis was conducted to evaluate the performance of two 24 volt, 26 Ah Gates sealed lead-acid batteries under these conditions. The analysis is summarized in Table 4.3.2-1 and shows that all the above requirements can be met by the two Gates' batteries. These batteries can deliver 2515 watts for a five minute ground start up as shown in Figure 4.3.2-1. Figure 4.3.2-2 shows the worst case battery voltage, component voltage drop, wire voltage drop and load voltage. For start up, a 21 volt minimum is supplied at the loads. Figures 4.3.2-3 and 4.3.2-4 show the effects of imposing 3210 watts of emergency load on the batteries. In Figure 4.3.2-3, the batteries will deliver 13 minutes of power at the emergency load rate after charging for approximately one hour. During take-off when the batteries have not been recharged, as in Figure 4.3.2-4, they will deliver emergency load power for 9 minutes. Figure 4.3.2-2 shows that the load voltage at the end of an emergency situation is 17 volts. These batteries can also deliver 3300 watts for five one second transient emergency conditions as shown in Figure 4.3.2-1, with 21 volts minimum shown in Figure 4.3.2-2. Finally, Figure 4.3.2-1 shows that the two batteries can be fully recharged within the mission time. By paralleling two 75 ampere TRU's per battery, the recharge time is

Table 4.3.2-1. Battery Analysis

<ul style="list-style-type: none"> • ANALYSIS BASED ON: • 2-24V 26.0 Ah GATES BATTERIES, SEALED LEAD-ACID 			
RESULTS	POWER (W)	MINIMUM VOLTAGE (1)	TIME (MIN)
GROUND START UP	2515	20	5
EMERGENCY (MINIMUM)	3210	16	9
(MAXIMUM)	3210	16	13
TRANSIENT (5 TIMES)	3977	20	.02

(1) AT THE LOAD



START UP		EMERGENCY		TRANSIENT	
BATTERY BUS	VOLTAGE	BATTERY BUS	VOLTAGE	BATTERY BUS	VOLTAGE
	24		20		24
EMPC	(.5)	EMPC	(.5)	EMPC	(.5)
WIRE	(1.0)	WIRE	(1.0)	WIRE	(1.0)
DIODE	(1.0)	DIODE	(1.0)	DIODE	(1.0)
SSPC	(.5)	SSPC	(.5)	SSPC	(.5)
WIRE	(1.0)	WIRE	(1.0)	WIRE	(1.0)
EE CONTROL		EE CONTROL		EE CONTROL	
	<u>20.0 v</u>		<u>16.0 v</u>		<u>20.0 v</u>

Figure 4.3.2-2. Battery Voltage Drops




Figure 4.3.2-3. Battery Load Characteristics – Normal Operation with Charging




Figure 4.3.2-4. Battery Load Characteristics – Emergency Operation Without Charging

approximately one hour. Each set of paralleled TRU's must provide 70 amperes at 27.5 volts to achieve the one hour recharge time. By changing the tap settings on the TRU's, the recharge time can be increased or decreased.

4.3.3 Electrical Load Management Center (ELMC) Hardware Description

The ELMC is a distributed load center with processing capability. There are four ELMCs in the system. Each ELMC contains up to 100 Solid-State Power Controllers (SSPCs) to provide the distributed load control and protection and contains a MIL-STD-1750A 16-bit central processing unit (CPU) to provide the local load management. Two AC power buses, two DC power buses, and a battery power bus are brought to each ELMC. An AC and a DC transfer relay select between each of the two sets of power buses, under control of the CPU. Voltage sensors provide voltage information from the power buses to the CPU.

Figure 4.3.3-1 shows the functional block diagram of an ELMC, Figure 4.3.3-2 shows the internal power distribution of an ELMC, and Figure 4.3.3-3 shows a hardware concept where the SSPCs are individually replaceable.

4.3.3.1 Functional Description

The heart of an ELMC is its MIL-STD-1750A processor. Operating under software control, the CPU configures the SSPCs and transfer relays contained in the ELMC based on commands from the PSP, power bus voltages, and the state of the emergency mode select.

Commands are received from, and status sent to, the PSP over the FTEPS dual-redundant MIL-STD-1553B serial digital data bus. A bus interface unit (BIU) interfaces the data bus to the CPU and memory. Analog-to-digital (A/D) converters allow monitoring of the power bus voltages and the diode status of the two diodes feeding the flight-critical power bus. Hardwired discrete inputs (interrupts) from the electrical system control panel allow emergency configuring of the ELMC to one of several predefined modes.




Figure 4.3.3-1. Electrical Load Management Center Functional Block Diagram




Figure 4.3.3-2. Electrical Load Management Center Internal Power Distribution




Figure 4.3.3-3. Electrical Load Management Center Concept

The CPU controls the transfer relays by means of a discrete I/O interface (buffered latch) with relay driving circuits. The CPU interface to the SSPCs consists of an open/close command signal to each SSPC, and open/closed/tripped status data back from each SSPC.

A power supply operating off the flight-critical power bus provides all of the internal operating power for the ELMC.

4.3.3.2 Power Distribution

Based on the particular power configuration commanded by the PSP, or selected by the emergency mode select, and the voltages of the power buses, the AC transfer relay supplies the ELMC AC power distribution bus from one of the two AC power buses supplying the ELMC. The DC transfer relay operates in a similar way. The ELMC flight-critical power distribution bus is supplied from both the ELMC DC power bus and the battery bus, each with an in-line diode to provide isolation.

4.3.3.3 Enclosure Concept

The concept for an ELMC enclosure provides for easy replacement of individual or related groups of SSPCs in a standard ATR-type enclosure.

Zero-insertion-force cam-lock type card edge retainers provide easy replacement, positive holding power, and good thermal conductivity to the case for the SSPCs as well as the other circuitry modules (CPU, BIU, interfaces, power supply). Area for connector wire integration, diodes, and transfer relays is also provided. Due to the amount of heat generated, forced-air cooling is required.

4.3.4 Solid State Power Controllers

Solid state power controllers (SSPC) are used to provide control and feeder protection for loads from 3.0 to 7.5 amperes at 115V AC 400 Hz and 28 VDC. The SSPCs consist of a control and logic section, the solid state switching section, and the current sense section. The control and logic section receives command signals from the ELMC and drives the switching section to

open or close based on the command received. The control and logic command provides a status and trip signal to the ELMC based on the state of the SSPC and information received from the current sense section. The current sense section determines the magnitude of the current to the load and provides a trip signal to the control and logic section if an overcurrent condition exists.

The SSPC hardware configuration is shown in Figure 4.3.4. The SSPC is mounted on a 2 inch by 3 inch circuit card. A connector is provided on one edge of the card to allow the card to be plugged into a card rack. Both signal interface and power interface is provided through this single connector. Heat is dissipated to the card rack through the card edge to card rack interface. SSPC ratings include 3A, 5A, and 7.5A in both 28 VDC and 115 VAC, 400 Hz. The voltage drop across the SSPC is limited to 1V for the AC device and 0.5 V for the DC device. Rupture current through the SSPC when operating into short circuit is limited by either an instant trip feature or current limiting.

4.3.5 Electromechanical Power Controllers

Loads larger than 7.5 amps per phase require electromechanical power controllers to provide load switching and fault current protection. The concept developed for the FTEPS electromechanical power controller (EMPC) is shown in Figure 4.3.5. The EMPC consists of mechanical contacts, control and logic circuitry, and a current sense element. The mechanical contacts provide the physical switching to open and close the power circuit to the load. These contacts are controlled by the control and logic section which responds to commands from a remote terminal. The EMPC interfaces with the remote terminal through discrete control, status, and trip lines. Controller status, trip, and fault information is fed back to the remote terminal to allow the remote terminal to transmit this information to the FTEPS power system processors over the MIL-STD-1553B data bus. The current sense element provides the current magnitude to the control and logic portion to enable the EMPC to trip in the event of a faulted load or load feeder. The EMPC trip curve is tailored to provide thermal protection for the wire.





Figure 4.3.4. Solid State Power Controller Hardware Configuration




Figure 4.3.5. Electromechanical Power Controller

4.3.6 Remote Terminal (RT) Hardware Description

There are four RTs in the system. Each RT interfaces with up to 50 Electromechanical Power Controllers (EMPCs) to provide the distributed load control and protection. Each RT contains a MIL-STD-1750A 16-bit central processing unit (CPU) to provide the local load management. Voltage sensors provide voltage information from the power buses, battery, diodes, and transformer-rectifier unit (TRU) to the CPU. In addition, RT 2 controls the external power contactors (EPCs) in conjunction with the Generator Control Units (GCUs).

Figure 4.3.6-1 shows the functional block diagram of an RT, and Figure 4.3.6-2 shows the functional block diagram of RT 2 which incorporates the external power control.

4.3.6.1 Functional Description

The heart of an RT is its MIL-STD-1750A processor. Operating under software control, the CPU configures the EMPCs based on commands from the PSP, power bus voltages, and the state of the emergency mode select.

Commands are received from, and status sent to, the PSP over the FTEPS dual-redundant MIL-STD-1553B serial digital data bus. A bus interface unit (BIU) interfaces the data bus to the CPU and memory.

Analog-to-digital (A/D) converters allow monitoring of the power bus voltages, battery state-of-charge, TRU status, and diode status. Hardwired discrete inputs (interrupts) from the electrical system control panel allow emergency configuring of the RT to one of several predefined modes.

The RT interface to the EMPCs consists of an open/close command signal to each EMPC, and open/closed/trip status data back from each EMPC.

A power supply operating off dual input sources provides all of the internal operating power for the RT.




Figure 4.3.6-1. Remote Terminal Functional Block Diagram




Figure 4.3.6-2. Remote Terminal Number 2 Functional Block Diagram

4.3.6.2 External Power Control

In addition to the above functions, RT 2 provides control of the external power contactors in conjunction with the GCUs.

The RT 2 power supply receives an additional input from the external power bus, so that the RT can be powered up before the aircraft is. RT 2 monitors the external power quality (voltage and frequency), and then sends a hardwired discrete signal to the GCUs indicating that external power is ready. When the GCUs are ready, they return a low on the hardwired external power trip signals, indicating to RT 2 to close the external power contactors. When the generators are up and paralleled, the GCUs return a high on the external power trip signals, indicating to RT 2 to trip out the external power contactors.

RT 2 also monitors the positions of the generator control breakers (GCBs) and the bus tie breakers (BTBs).

4.3.7 Power System Processors

The PSPs provide overall control of the electrical power system. In order to provide greater reliability, a two processor configuration is used. Each of the PSPs will implement the MIL-STD-1750A Instruction Set Architecture, and be capable of operating as either the master bus controller or as a remote terminal on the MIL-STD-1553B data bus.

Figure 4.3.7 shows the functional block diagram of a PSP with the following major components:

- o Power supply
- o Central Processing Unit (CPU)
- o Memory
- o Memory Management Unit (MMU)
- o Discrete I/O
- o MIL-STD-1553B interface
- o RS-422 serial interface




Figure 4.3.7 Power System Processors

Each of the PSPs will be able to operate from any one of three power sources. These will consist of two 115V AC 3-phase power sources as well as a 24 volt battery. The power supply will operate on input power which meets the requirements of MIL-STD-704C.

The PSPs will also contain an internal RAM memory of at least 64k 16 bit words with the option of expanding up to 1 MEG words with the use of the software selectable MMU. The MMU and the CPU will be the Fairchild F9451 and F9450 chips, respectively.

Furthermore, discrete I/O will be available to provide communications between the two PSPs and also between the PSPs and the Avionics Simulator. There will be a Go/No Go pair of discrete links between the PSPs which will enable one of the PSPs to maintain bus control. In addition, it will ensure that both PSPs are not trying to assert bus control simultaneously. The discrete links to the Avionics Simulator will allow the Avionics Simulator to determine which PSP is the active bus controller, and thus which PSP it should be transmitting and receiving data from. An RS-422 serial interface will provide for data communications between the PSPs and the Avionics Simulator. The PSP that is not functioning as the bus controller will operate as a backup bus controller in the remote terminal mode.

The PSPs will be provided with an interface for a dual redundant MIL-STD-1553B data bus. They will be able to act as either a bus controller or a remote terminal. The Bus Interface Unit (BIU) will have direct memory access, and will be capable of addressing up to 64k words of memory. The BIU will perform all the bus control functions for the PSP including encoding and decoding of signals over the data bus, coding validation, word identification, and direct mapping of data into memory.

4.3.8 Avionics Simulator

The avionics simulator functions as the aircraft avionics suite by simulating the processing, control, and status monitoring an actual avionics system would perform with respect to the FTEPS. These functions include FTEPS status processing, avionics load control, aircraft flight phase processing, and FTEPS status display control.

The avionics simulator hardware shown in Figure 4.3.8 consists of a Digital Equipment Corporation MicroVax II, a monochrome display terminal, and a color graphics terminal. The MicroVax II performs all the processing required of the avionics simulator. User interface is provided by the two terminals with the monochrome display terminal functioning as the medium for avionics simulator control and the color graphics terminal functioning as the simulated cockpit display for the FTEPS control console. Operator inputs, manual FTEPS load requests, manual flight phase requests, and display requests are performed by the system operator at the monochrome display terminal. FTEPS status data as would be seen in an aircraft cockpit are displayed on the color graphics terminal.

The avionics simulator interfaces with the FTEPS power system processors over two RS-422 serial data buses and two hardware links. Information transmitted over the RS-422 avionics simulator to the power system processors includes load requests and flight phase status. Information passing from the power system processors to the avionics simulator includes system configuration status, load status, and maintenance data. The two hardwired interfaces are included to transmit power system processor status to enable the avionics simulator to determine which power system processor is active and which is the backup.

4.3.9 Data Bus

The preliminary data flow requirements for the FTEPS MIL-STD-1553B data bus have been defined. All bus traffic will be of the form bus controller-to-remote terminal or remote terminal-to-bus controller, with one of the Power System Processors (PSPs) acting as bus controller. No broadcast or remote terminal-to-remote terminal transmissions will be allowed. The data bus system includes a total of 13 remote terminals, consisting of four ELMCs, four GCUs, four RTs, and the standby PSP. Remote terminal addresses have been established for each of these elements on the MIL-STD-1553B bus, and are shown in Figure 4.3.9-1.




Figure 4.3.8. Avionics Simulator Functional Diagram




Figure 4.3.9-1. Remote Terminal Addresses

The time available for data transmission over the MIL-STD-1553B data bus has been broken down into major and minor frames. The major frame represents the lowest frequency of repetition with all periodic events happening at least once during the course of every major frame. The major frame is 281.25 msec long, and is divided into nine distinct minor frames, or cycles. Each minor cycle contains a fixed sequence of events. These events are the scheduled mode code commands and messages necessary for proper performance of the electric power system. There are 32 minor cycles per second.

The data transmitted over the bus has been identified and packed into data word and message formats as shown in Tables 4.3.9-1 and 4.3.9-2. A methodology for documenting these formats has been developed in the Interface Control Document (ICD) for the Fault Tolerant Electrical Power System. In addition, message transmission rates have been determined, and the messages have been assigned to various minor cycles as shown in Figure 4.3.9-2.

Two types of transfers occur over the MIL-STD-1553B data bus, namely synchronous and asynchronous transmissions. Synchronous transmissions are the most common and consist of the scheduled data and mode code transmissions. Asynchronous transmissions consist of error and exception handling routines.

Synchronous Transmissions

There are two rates of data transmission: data transmitted once every nine minor cycles, or once a major frame (3.5 Hz); and data transmitted once every three minor cycles, or three times a major frame (10.7 Hz). The messages sent at a frequency of 3.5 Hz consist of:

- o EMPC status
- o EMPC commands
- o SSPC status
- o SSPC commands
- o PSP update

Table 4.3.9-1. Message Description (PSP Inputs)

MESSAGE NAME	SOURCE(S)	DESTINATION	CONTENTS	REPETITION RATE	PHASE (MINOR CYCLE)
ELMC STATUS	ELMC ₁	PSP	AC AND DC TRANSFER RELAY POSITIONS AC, DC, AND BATTERY BUS VOLTAGES DIODE STATUS	10.7 Hz	2, 5, 8
GCU STATUS	GCU ₁	PSP	GENERATOR ON/OFF STATUS BTB OPEN/CLOSE STATUS GENERATOR CURRENT OIL TEMPERATURE GCB ON/OFF STATUS	10.7 Hz	2, 5, 8
RT STATUS	RT1 AND RT4	PSP	AC AND DC BUS VOLTAGES TRU ON/OFF STATUS	10.7 Hz	2, 5, 8
RT2 STATUS	RT2	PSP	AC AND DC BUS 2 VOLTAGES TRU 2 ON/OFF STATUS BATTERY BUS 1 VOLTAGE BATTERY 1 STATE OF CHARGE DIODE STATUS EXTERNAL POWER CONTACTOR POSITIONS	10.7 Hz	2, 5, 8
RT3 STATUS	RT3	PSP	AC AND DC BUS 3 VOLTAGES TRU 3 ON/OFF STATUS BATTERY BUS 2 VOLTAGE BATTERY 2 STATE OF CHARGE DIODE STATUS	10.7 Hz	2, 5, 8
SSPC STATUS	ELMC ₁	PSP	SSPC ON/OFF, AND TRIP STATUS	3.6 Hz	5
EMPC STATUS	RT ₁	PSP	EMPC ON/OFF, AND TRIP STATUS	3.6 Hz	5

Table 4.3.9-2. Message Description (PSP Outputs)

MESSAGE NAME	SOURCE	DESTINATION(S)	CONTENTS	REPETITION RATE	PHASE (MINOR CYCLE)
ELMC RELAY	PSP	ELMCs	AC AND DC TRANSFER RELAY COMMANDS PRIORITY LEVEL	10.7 Hz	1, 4, 7
PRIORITY LEVEL	PSP	RTs	PRIORITY LEVEL	10.7 Hz	1, 4, 7
PSP UPDATE	PSP	BACKUP PSP	TBD	3.6 Hz	6
SSPC COMMANDS	PSP	ELIACs	SSPC ON/OFF COMMANDS	3.6 Hz	3
EMPC COMMANDS	PSP	RTs	EMPC ON/OFF COMMANDS	3.6 Hz	3

MINOR FRAME	TRANSMISSIONS					MINOR FRAME LOADING
1	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	PRIORITY LEVEL, ELMC RELAY COMMANDS (8 MESSAGES)			7.7%
2	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	GCU, ELMC, AND RT STATUS (12 MESSAGES)			11.5%
3	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	SSPC AND EMPC COMMANDS (8 MESSAGES)			16.0%
4	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	PRIORITY LEVEL, ELMC RELAY POSITION COMMANDS (8 MESSAGES)			7.7%
5	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	GCU, ELMC, AND RT STATUS (12 MESSAGES)	SSPC AND EMPC STATUS (8 MESSAGES)		17.8%
6	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	PSP UPDATE (WORST CASE)			17.8%
7	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	PRIORITY LEVEL, ELMC RELAY POSITION COMMANDS (8 MESSAGES)			7.7%
8	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)	GCU, ELMC, AND RT STATUS (12 MESSAGES)			11.5%
9	SYNCHRONIZATION MODE CODE TO EACH DATA BUS RT (12 MESSAGES)	DP FAULT STATUS, 3 TIMES PER MINOR CYCLE (12 MESSAGES)				5.4%

.72 msec 1.68 msec 2.4 msec 3.12 msec 3.56 msec 5.56 msec

Figure 4.3.9-2. Minor Frame Loading

Messages sent at a frequency of 10.7 Hz consist of the following:

- o ELMC commands
- o RT commands
- o ELMC status
- o RT status (message formats differ for the individual RTs)
- o GCU status

In addition to the data transmissions, time must be reserved to accommodate mode code overhead. There will be two primary mode code messages sent over the data bus. The first is the synchronization mode code. This mode code is sent out at the beginning of each minor cycle (32 Hz) from the bus controller to each of the remote terminals. The purpose of this mode code is to initialize the remote terminals to the proper minor cycle count.

The second scheduled mode code will be a request status word mode code to the GCUs. This mode code will be sent out three times a minor cycle (96 Hz), to check for a differential protection (DP) fault. If a fault has occurred, it will be indicated by setting the service request bit in the status word to "1". The bus controller's Bus Interface Unit (BIU) will look at the status word and in the event that a DP fault is detected the Central Processing Unit (CPU) will be interrupted and an asynchronous message will be sent to the ELMCs. Otherwise, no action will be taken and the bus controller will continue on with its normal sequence of events.

Asynchronous Transmissions

Asynchronous message transmissions occur as the result of error conditions. A device failure or an error during message transmission will cause the bus controller to either automatically retry transmitting the message or interrupt the CPU to initiate some other type of error handling routine. This may involve asking for Built In Test (BIT) information from the remote terminal in question or switching to the alternate bus. When a DP fault is detected the BIU will interrupt the CPU and the normal sequence of events will be halted. An asynchronous message will be sent to the ELMCs instructing them to take some desired action. After the message has been sent, normal operations will resume.

4.4 Software Description

The FTEPS software includes software of the avionics simulator, the PSP, backup PSP, four ELMCs, four GCUs, and four RTs. The software development procedure, the software system configuration (Ref. 4), as well as the individual processor software have been identified during the preliminary design of the FTE'S program phase II.

4.4.1 Development Procedure

The development procedure (plan) of the FTEPS software is shown in Figure 4.4-1. This development plan follows a structured software development methodology based on the Yourdon's structured programming technique. This development methodology is divided into two primary phases, Structured Analysis (SA) and Structured Design (SD).

The SA (Ref. 5) is a tool to partition requirements and specification of a given system; it consists of three types of documentation tools, Data Flow Diagrams (DFDs), a Data Dictionary (DD), and Structured English. The DFDs portray the hierarchical structure of the system in terms of its subsystems or component pieces, and show flows of data, not control; they replace the use of flow charts and provide improvement in terms of flexibility for modification and well defined data interfaces. Figure 4.4-2 illustrates the concept of the leveled DFDs. The DFDs can be identified as the top level (Context) diagram, parent diagrams, child diagrams and lastly the bottom level (Primitive) diagrams; these are represented by numbered bubbles or "processes". External interfaces are called terminators or source/sink; these are represented by boxes. Information or control command flows are called data-flows; these are represented by vectors with names associated to the data-flows. The SA also provides some means of keeping track of and evaluating interfaces; this is accomplished by defining data interfaces among the software and the system component pieces and keeping them in the DD. The DD supports sets of DFDs; it is a repository of data about data and it includes the set of procedures used to build and maintain the repository. The SA is also a tool to describe logic and policy of the system's control and display processes; this is accomplished by the Structured English, Decision Tables and Decision Trees. The Structured




Figure 4.4.1. Software Development




Figure 4.4.2. Data Flow Diagram Concept

English is a replacement of narrative text specification for the functions or processes within the overall system, and it may use Decision Tables or Decision Trees to state the control and policy of the system functions.

The SD (Ref. 6) is a design strategy for producing a highly maintainable, easily tested top-down design. A design strategy is a set of methods for deriving, evaluating, refining and documenting a design. A top-down design is made up of a hierarchy of modules each one a single-entry, single-exit subroutine or the equivalent. The SD supports Transform Analysis and Transaction Analysis as its derivative technique; these analyses provide means of transition from SA to SD. During the SD phase, control flows of the functions are defined; the SD's evaluative and refinement techniques include definitions of Coupling, Cohesion, Packaging and some design heuristics. The final product of the SD are Structured Charts and Pseudo Codes; these are used as documentation tools of the design phase.

The FTEPS software shall use Ada High Order Language (HOL) as its programming language. Ada is a registered trademark of the United States Government, Department of Defense (DOD), under Secretary for Research and Engineering. It is a highly structured language consisting of all five basic Constructs. It is a modern algorithmic language with the ability to define types and subprograms. It also serves the need for modularity, whereby data, types and subprograms can be packaged; it covers real-time programming, with facilities to model parallel tasks and to handle exceptions. Finally both application-level and machine-level input-output (I/O) are defined, thus the need for programs written in assembly language serving the I/O functions may be eliminated. A validated Ada compiler, targeted for 1750A and hosted on VAX/VMS, along with a Minimum Ada Program Support Environment (MAPSE) shall be acquired prior to actual coding.

Software debug/emulation shall be done using a Tektronix development system followed by software/hardware integration. The FTEPS software shall be tested during the verification testing to assure software integrity and quality. The verification testing shall include Preliminary Qualification Testing (PQT) and Formal Qualification Testing (FQT). The qualification requirement satisfied by the PQT is the verification of the FTEPS functional or application software. This will be accomplished in four defined levels:

- Unit Design Testing (Level 0)
- Module Design Testing (Level 1)
- System Design Testing (Level 2)
- Hardware Design Testing (Level 3)

The qualification requirement satisfied by the FQT is the verification of the FTEPS functional or applications software in a realistic environment. This is accomplished by generation of test cases for each component of the hierarchical control structure. This structured methodology ensures clear, well-defined, high-quality software. The overall software structure and interaction of the modules is maintained on structured charts; this provides stringent configuration management. Reviews will be held to "walk-through" the DFD, DD, Structured Charts, and the Structured English to enforce high-quality software.

4.4.2 System Configuration

The FTEPS control system consists of a distributed computer network. The network shown in Figure 4.1.2-1, consists of the main PSP, a backup PSP, an avionics simulator processor, four ELMC processors, four RT processors, four GCUs and a control console. This computer network interfaces the FTEPS components; these components include backup PSP, SSPCs, GCBs, GCUs, BTBs, power buses, Electrical System Control Panel (ESCP), External Power Contactors (EPCs), diodes, transfer relays, EMPCs and control console. Information or control command flows are illustrated by means of vectors with associated name adjacent to the vectors. The overall FTEPS software network representation is shown in Figure 4.4-3; this diagram is the Context Diagram of the FTEPS software configuration. The Context Diagram is the top level diagram of the entire set of DFDs; it portrays the system configuration in terms of software and its hardware interfaces and serves as a formal declaration of the domain of study.

A more detailed breakdown of the FTEPS software is illustrated in Figure 4.4-4. The FTEPS software consists of four major types of processors including the avionics simulator processor, PSPs, ELMC processors, and RT




Figure 4.4-3. Context Diagram




Figure 4.4-4. DFD0. The FTEPS Software

processors. The distributed network is interconnected via a dual redundant MIL-STD-1553B multiplex data bus, with exception of the link with the avionics simulator via high speed data bus (RS-422). The four primary processes of the system are labeled as shown below:

- 1) Simulate Avionics Functions
- 2) Perform PSP Control
- 3) Perform ELMC Control
- 4) Perform RT Control

Out of all the externals/terminators defined in the Context Diagram, the process Simulate Avionics Functions interfaces with the control console through data-flows, power-system-status and power-system-requests; it also interfaces with the process Perform PSP Control through data-flows, RS-422-PSP-status, and RS-422-PSP-control-data. The names of the data-flows are descriptive and indicative, thus the designer can readily reconfigure the design throughout the design phase. Details of each individual data-flow can be found in the DD.

The main PSP is designated as the bus controller of the FTEPS MIL-STD-1553B data bus . It interfaces with the backup PSP via two discrete I/O lines and uses this scheme for bus control transfer, and interfaces with the rest of the system processors via the FTEPS data bus, with exception of communication between itself and the avionics simulator via a high speed data bus. It directs the performance of the ELMCs and RTs, which are MIL-STD-1553B terminals, through data bus messages; all the FTEPS data bus messages conform to the MIL-STD-1553B protocols.

The ELMC processors are responsible for monitoring their local EPS components including power buses, diodes, SSPCs and transfer relays through hardwired discretes. In addition to these local components, it also interfaces with the ESCP and the main PSP.

The RT processors are responsible for monitoring their local EPS components including power buses, diodes, and EMPCs through hardwired discretes. In addition to these local components, they also interface with the ESCP and the main PSP. Out of the four RTs, only RT #2 monitors the EPCs, BTBs, GCBs and sends external-power-ready signal to the GCU.

A DD for the preliminary SA is shown in Figure 4.4-5; it includes all data-flows identified during the preliminary design phase for the four major pieces of FTEPS software.

4.4.3 Avionics Simulator

The FTEPS avionics simulator is a stand alone DEC MicroVax II microcomputer with a monochrome VT220 terminal for the operator control console and a color graphic VT240 monitor for the display console. It has hardware interfaces with the PSPs via high speed data buses (RS-422) for data transfer, and discrete I/O interfaces with the PSPs for selection of the main PSP.

The avionics simulator software resides in the avionics simulator that is a part of the distributed computer network designed to perform EPC control for the FTEPS. The avionics simulator software provides in a laboratory environment, those functions of the avionics simulator that are essential for successful operation and testing of the FTEPS control. Functions performed by this software are depicted in Figure 4.4-6, DFD1 of the process Simulate Avionics Functions. These functions include:

- o Receive and Process Operator Inputs
- o Receive Electrical System Configuration Data
- o Initiate System Startup/Shutdown
- o Update the Electrical System Components' status
- o Display the System Configuration
- o Transmit Control Requests to the PSP

The process, Simulate Avionics Functions, has software interfaces with the control console through data-flows, power-system-status and power-system-requests; it also interfaces with the process Perform PSP Control through data-flows, RS-422-PSP-status, and RS-422-PSP-control-data. Details of all data-flows and subprocesses of the process Simulate Avionics Functions involved is shown in Figure 4.4-6, DFD1. A list of local definitions for the DFD1 is shown in Figure 4.4-7; this list includes a subset of the DD directly related to this process, and local diagrams' internal data-flows. A complete definition list shall be derived during the detail design phase.

```

A-ELMC-ac-TR-position = *Actual command of AC transfer relay*

A-ELMC-dc-TR-position = *Actual command of DC transfer relay*

A-ELMC1-SSPC-commands = *Actual SSPC on/off command*

A-ELMC2-SSPC-commands = *Actual SSPC on/off commands*

A-ELMC3-SSPC-commands = *Actual SSPC on/off commands*

A-ELMC4-SSPC-commands = *Actual SSPC on/off commands*

A-ac-EMPC-on/off = *Actual AC type EMPC on/off command*

A-dc-EMPC-on/off = *Actual DC type EMPC on/off command*

ANALOG-VOLTAGE =**

B-DP-fault-inhibit = *Command data from the PSP*
                     BOOLEAN

B-ELMC-control-data = 1{  B-Priority-level
                        +  B-ac-TR-command
                        +  B-dc-TR-command
                        +  B-SSPC-power-request
                        +  1{B-SSPC-power-request}100
                        +  (B-DP-fault-inhibit)
                        }4

B-ELMC-status = *ELMC status to the PSP via the 1553B bus*
1{ [  B-ac-TR-position
    +  B-dc-TR-position
    +  B-ELMC-ac-voltage
    +  B-ELMC-dc-voltage
    +  B-ELMC-battery-voltage
    +  1{B-ELMC-diode-status}2
    |  1{B-SSPC-trip-bit}100
    +  1{B-SSPC-on/off-bit}100
    ]
}4

B-GCU-status = *Generator information; transmitted directly*
               *from the GCUs to the PSP via 1553B data bus*
1{  B-Generator-on/off
   +  B-BTB-open/close
   +  B-GCB-on/off
   +  B-Generator-current
   +  B-Oil-temperature
}4

B-Priority-level = *16 levels; from PSP*

B-RT#1-status = [  1{B-ac-EMPC-on/off-status}10

```

Figure 4.4-5. Data Dictionary

```

+ 1{B-ac-EMPC-trip-status}10
+ 1{B-dc-EMPC-on/off-status}18
+ 1{B-dc-EMPC-trip-status}18
| B-ac-bus#1-voltage,
+ B-dc-bus#1-voltage
+ B-TRU-#1-status
]

B-RT#2-status = [ 1{B-ac-EMPC-on/off-status}12
+ 1{B-ac-EMPC-trip-status}12
+ 1{B-dc-EMPC-on/off-status}17
+ 1{B-dc-EMPC-trip-status}17
| B-ac-bus2-voltage
+ B-dc-bus2-voltage
+ B-battery-bus1-voltage
+ B-TRU-#2-status
+ B-battery-bus1-SOC
+ B-main-diode1-status
+ 1{B-EPC-status}
]

B-RT#3-status = [ 1{B-ac-EMPC-on/off-status}12
+ 1{B-ac-EMPC-trip-status}12
+ 1{B-dc-EMPC-on/off-status}17
+ 1{B-dc-EMPC-trip-status}17
| B-ac-bus3-voltage
+ B-dc-bus3-voltage
+ B-battery-bus2-voltage
+ B-battery-bus2-SOC
+ B-TRU-#3-status
+ B-main-bus-diode2-status
]

B-RT#4-status = [ 1{B-ac-EMPC-on/off-status}10
+ 1{B-ac-EMPC-trip-status}10
+ 1{B-dc-EMPC-on/off-status}18
+ 1{B-dc-EMPC-trip-status}18
| B-ac-bus4-voltage
+ B-dc-bus4-voltage
+ B-TRU-#4-status
]

B-RT-control-data = *RT control data PSP ==> RT via the 1553B*
1{ B-Priority-level
+ 1{B-ac-EMPC-on/off-command}12
+ 1{B-dc-EMPC-on/off-command}18
}4
*For RT #1 & #4, ac-EMPC-commands=-10*
*                               dc-EMPC-commands=-18*
*For RT #2 & #3, ac-EMPC-commands=-12*
*                               dc-EMPC-commands=-17*

B-RT-status = *RT status; RT--PSP via the 1553B bus*
B-RT#1-status
+ B-RT#2-status
+ B-RT#3-status
+ B-RT#4-status

B-ac-EMPC-on/off-command = *AC EMPC's power request bit*
*from the PSP*
BOOLEAN

B-dc-EMPC-on/off-command = *DC EMPC's power request bit*
*from the PSP*
BOOLEAN

```

Figure 4.4-5. Data Dictionary (Continued)

```

BASE-CONFIGURATION = *Pre-determined configuration data for
                      * cold start condition *
                      *OR the previous system configuration *
                      * before the warm start *
                      * condition requested *

BTB-status = *Bus Tie Breaker hardwired status line to the RTs*
             *BTBs ==> RTs*
             R-BTB-1-position
             + R-BTB-2-position
             + R-BTB-3-position
             + R-BTB-4-position

COMMAND-FLAG-FILE = AS-command-flags
                   + data-bus-flag

ELMC-CONTROL-DATA = *Data from the 1553B data bus--sent by the PSP*
                   1{ ac-TR-command-flag
                     + dc-TR-command-flag
                     + priority-level-word
                     + 1{SSPC-power-request-bit}100
                   }4

ELMC-STATUS-DATA = 1{SSPC-status-data}100
                  + ELMC-Voltage-data
                  + Transfer-relay-status-data

EMPC-commands = *Actual commands from the RTs to the EMPCs*
                1{A-ac-EMPC-on/off}40
                + 1{A-dc-EMPC-on/off}40

EMPC-power-request-bit = *Binary bit; may be from a matrix*
                       BOOLEAN

EMPC-status = *EMPC raw data for the RTs*
              R-RT#1-EMPC-status
              + R-RT#2-EMPC-status
              + R-RT#3-EMPC-status
              + R-RT#4-EMPC-status

EMPC-status-data = 1{EMPC-trip-status}50
                  + 1{EMPC-on/off-status}50

EMPC-trip-status = **

EPC-command-status = *External Power Contactors' command status*
                    *EPCs raw data ==> RT #2*
                    R-EPC-1-command-status
                    + R-EPC-2-command-status
                    + R-External-power-quality

EPC-status-data = *Internal to the RT software*
                  EPC-1-on/off
                  + EPC-2-on/off

External-power-ready = *Discrete hardwired to the GCU*
                     BOOLEAN

GCB-status = *Generator Control Breakers' status positions*
             *Directly wired raw data of GCBs to the RTs*
             R-GCB-#1-position
             + R-GCB-#2-position
             + R-GCB-#3-position
             + R-GCB-#4-position

```

Figure 4.4-5. Data Dictionary (Continued)

```

Main-Voltage-data = *Internal to the ELMC software*
                   1{main-ac-bus-voltage}4
                   + 1{main-dc-bus-voltage}4
                   + 1{main-battery-voltage}2
                   + 1{main-battery-SOC}2
                   + 1{main-bus-TRU-status}4
                   + 1{main-bus-diode-status}4

NEW-CONFIGURATION = current-config
                   + config-changes

R-ELMC-ac-bus-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-ELMC-battery-voltage = *Actual analog voltage level*
                        ANALOG-VOLTAGE

R-ELMC-bus-diode-status = *TBD in the detail design phase*

R-ELMC-dc-bus-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-ELMC-power-bus-status = 1{R-ELMC-ac-bus-voltage}4
                          + 1{R-ELMC-dc-bus-voltage}4
                          + 1{R-ELMC-battery-voltage}4

R-EPC-1-command-status = *Hardwired status bit to RT #2*

R-EPC-2-command-status = *Hardwired status bit to RT #2*

R-main-ac-bus-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-main-battery-SOC = *Percentage of battery charge*
                    REAL

R-main-battery-voltage = *Actual analog voltage level*
                        ANALOG-VOLTAGE

R-main-bus-TRU-status = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-main-bus-diode-status = *TBD in the detail design phase*

R-main-dc-bus-voltage = *Actual analog voltage level*
                       *From the voltage sensor*
                       ANALOG-VOLTAGE

R-main-power-bus-status = 1{R-main-ac-bus-voltage}4
                          + 1{R-main-dc-bus-voltage}4
                          + 1{R-main-battery-voltage}2
                          + 1{R-main-battery-SOC}2
                          + 1{R-main-bus-TRU-status}4

RS232-EP control-request = *Avionics Simulator ==> PSP*

RS232-SS control-request = *Avionics Simulator ==> PSP*

RS232-display-selection = *Avionics Simulator ==> PSP*

```

Figure 4.4-5. Data Dictionary (Continued)

RS232-flight/mission-phase = *Avionics Simulator ==> PSP*
 RS232-load-control-request = *Avionic Simulator ==> PSP*
 RS232-startup/shutdown-request = *Avionics Simulator ==> PSP*
 RS422-PSP-control-data = 1{RS422-SSPC-control-requests}400
 + 1{RS422-EMPC-control-requests}112
 + 1{RS422-load-control-requests}300
 + RS422-flight/mission-phase
 + RS422-startup/shutdown-flags
 RS422-PSP-status = *Display and Configuration information of the EPS*
 PSP ==> Avionics Simulator
 RT-CONTROL-DATA = 1{EMPC-power-request-bit}50
 RT-STATUS-DATA = EMPC-status-data
 + Main-Voltage-data
 + EPC-status-data
 SSPC-commands = *Actual commands from the ELMCs to individual SSPCs*
 A-ELMC1-SSPC-commands
 + A-ELMC2-SSPC-commands
 + A-ELMC3-SSPC-commands
 + A-ELMC4-SSPC-commands
 SSPC-power-request-bit = *Local ELMC processor data flow*
 SSPC-status = *Raw status data from the SSPCs to the ELMCs*
 SSPCs ==> ELMCs ==> PSP
 R-ELMC1-SSPC-status
 + R-ELMC2-SSPC-status
 + R-ELMC3-SSPC-status
 + R-ELMC4-SSPC-status
 backup-on = *Discrete I/O; hi/lo indicator*
 diode-status = *Raw data of diodes to either RTs or ELMCs*
 Diodes ==> [ELMCs | RTs] ==> PSP
 R-main-bus-diode-status
 + R-ELMC-bus-diode-status
 initialization-data = *Flags for initialization*
 main-on = *Discrete I/O, hi/lo indicator*
 manual-priority-select = *Manual switch from the Electrical System*
 Control Pannel for either ELMCs or RTs
 RAW-MANUAL-PRIORITY-SELECT
 monitor-data = *Two hardwired discretes for bus control transfer*
 Raw data ==> PSPs; no 1553B message transfer directly
 main-on
 + backup-on
 new-config-data = *FTEPS components changes*

Figure 4.4-5. Data Dictionary (Continued)

```

power-bus-status = *Power bus voltages rating to either RTs of ELMCs*
                  *Voltages ==> [ELMCs | RTs] ==> PSP*
                  R-main-power-bus-status
                  + R-ELMC-power-bus-status

power-system-requests = *Operator requests via the Avionics Simulator*
                       *RS232 data ==> Avionics Simulator; AS ==> PSP*
                       RS232-flight/mission-phase
                       + RS232-startup/shutdown-request
                       + 1{RS232-load-control-request}300
                       + 1{RS232-SSPC-control-request}400
                       + 1{RS232-EMPC-control-request}112
                       + RS232-display-selection

power-system-status = *Display data from the Avionics Simulator*
                     *to Control Console via a RS232 data bus*
                     RS232-TR-positions
                     + RS232-SSPC-status
                     + RS232-ELMC-status
                     + RS232-Power-bus-voltages
                     + RS232-Diode-status
                     + RS232-EMPC-status
                     + RS232-TRU-status
                     + RS232-EPC-status

transfer-relay-commands = *Actual commands for Transfer relays*
                        *PSP ==> ELMCs ==> Transfer relays*
                        1{A-ELMC-ac-TR-position}4
                        + 1{A-ELMC-dc-TR-position}4

transfer-relay-status = *Raw data of Transfer relays to the ELMCs*
                      R-ELMC-1-relays
                      + R-ELMC-2-relays
                      + R-ELMC-3-relays
                      + R-ELMC-4-relays

```

Figure 4.4-5. Data Dictionary (Continued)




Figure 4.4-6. DFD1. Simulate Avionics Functions

```

power-system-requests =  *Operator requests via the Avionics Simulator*
                        *RS232 data ==> Avionics Simulator; AS ==> PSP*
                        RS232-flight/mission-phase
                        + RS232-startup/shutdown-request
                        + 1{RS232-load-control-request}300
                        + 1{RS232-SSPC-control-request}400
                        + 1{RS232-EMPC-control-request}112
                        + RS232-display-selection

power-system-status =  *Display data from the Avionics Simulator*
                        *to Control Console via a RS232 data bus*
                        RS232-TR-positions
                        + RS232-SSPC-status
                        + RS232-ELMC-status
                        + RS232-Power-bus-voltages
                        + RS232-Diode-status
                        + RS232-EMPC-status
                        + RS232-TRU-status
                        + RS232-EPC-status

RS232-flight/mission-phase = *Avionics Simulator ==> PSP*
RS232-startup/shutdown-request = *Avionics Simulator ==> PSP*
RS232-load-control-request = *Avionic Simulator ==> PSP*
RS232-SSPC-control-request = *Avionics Simulator ==> PSP*
RS232-EMPC-control-request = *Avionics Simulator ==> PSP*
RS232-display-selection = *Avionics Simulator ==> PSP*

RS422-PSP-control-data = 1{RS422-SSPC-control-requests}400
                        + 1{RS422-EMPC-control-requests}112
                        + 1{RS422-load-control-requests}300
                        + RS422-flight/mission-phase
                        + RS422-startup/shutdown-flags

RS422-PSP-status =  *Display and Configuration information of the EPS*
                    *PSP ==> Avionics Simulator*

new-config-data = *FTEPS components changes*
initialization-data = *Flags for initialization*

```

Figure 4.4-7. Definition(s) in DFD: 1

4.4.3.1 Initiate System Startup/Shutdown

This process of the avionics simulator software is designed to receive operator inputs, via the data-flow power-system-requests, indicating the initialization condition. These inputs reflect either a cold start, a warm start or a shutdown request. A cold start indicates a request for power up configuration, whereas a warm start indicates a request for the previously stored system configuration. The shutdown request along with the startup request is sent to the PSP for initialization or termination of the FTEPS control. This initialization information is locally stored and passed to other avionics simulator processes.

4.4.3.2 Accept Electrical System Configuration

This process of the avionics simulator software receives the EPS configuration status from the PSP, through the data-flow RS-422-PSP-status, synchronously. The EPS configuration status includes fault status and configuration changes of the following:

- o SSPC status
- o EMPC status
- o GCU status
- o Load profile
- o Generator status
- o ELMC status
- o TRU status
- o Bus Voltages
- o Diode status

This information is passed as packaged parameters, new-config-data, to the process Update Electrical System Components' Status.

4.4.3.3 Update Electrical System Components' Status

This process of the avionics simulator updates the EPS configuration status files by processing new-config-data and initialization-data. If the system is

under cold start or the first time through after power up, then a prestored cold start configuration is retrieved and used as current system configuration. With the current system configuration data and new system configuration data, this process updates and compares these two sets of configuration data, records changes and stores the most recent system configuration data in the status file.

4.4.3.4 Display System Configuration

This process of the avionics simulator receives display requests from the operator and displays system information as requested. The display modes are grouped as normal display mode, maintenance display mode, and system self check display mode. The normal display mode displays the current level of the generators, voltage level of the power buses and TRUs, state of charge of the batteries, transfer relay positions of the ELMCs, and fault status of the following components:

- o Generators
- o Power Buses (Main AC, DC, Batteries; ELMC AC, DC, Batteries)
- o Batteries
- o ELMCs
- o SSPCs

The maintenance display mode displays all faults and auto resets of the FTEPS. Failures are indicated as overcurrent, Differential Protection (DP) fault, battery failure, and etc. The system self check display mode displays the system information under the initialization and startup condition; this display is similar to the normal mode display. All system displays are designed in graphic representation with faults highlighted.

4.4.3.5 Handle Control Requests

This process of the avionics simulator receives power system requests from the system operator; these requests include the following:

- o Flight/Mission Phase
- o Load Control Requests
- o EMPC Control Requests
- o SSPC Control Requests

These control requests and the system startup/shutdown flags are packaged and sent to the main PSP through data-flow RS-422-PSP-control-data.

4.4.4 Power System Processor

The FTEPS's PSP is a MIL-STD-1750A microcomputer system. It has hardware interfaces with the backup PSP through two hardwired discrete I/O to provide redundant bus control and interfaces with the dual redundant MIL-STD-1553B multiplex data buses.

The PSP software resides in the PSP is a part of the distributed computer network designed to manage and control the FTEPS, and directs the data bus. The PSP provides in a laboratory environment, those functions of the PSP that are essential for successful operation and testing of the FTEPS control. Functions performed by this software are depicted in Figure 4.4-8, DFD2 of the process Perform PSP Control. These functions include the following:

- o System Control Commands Handling
- o Electrical System Configuration Status Handling
- o Data Bus Control
- o System Initialization
- o Monitor Electrical System
- o Schedule the Electrical System Processor Requests
- o Schedule the Electrical System Requests
- o Process the Electrical System Requests




Figure 4.4-8. DFD2. Perform PSP Control

The process, Perform PSP Control, has software interfaces with the avionics simulator through data-flows, RS-422-PSP-control-data and RS-422-PSP-status. It also interfaces with the MIL-STD-1553B bus interface units, backup PSP, RTs, ELMCs and GCUs. Details of all data-flows and subprocesses of this software are shown in Figure 4.4-8, DFD2. A list of local definitions for the DFD2 is shown in Figure 4.4-9; this list includes a subset of the DD directly related to this process, and local diagrams' internal data-flows.

4.4.4.1 Handle System Control Commands

This process of the PSP software is designed to receive system control requests from the avionics simulator via a RS-422 high speed data bus. These requests include the following:

- o Flight/Mission Phase
- o Load Control Requests
- o EMPC Control Requests
- o SSPC Control Requests
- o Startup/Shutdown Flags

These requests are processed and packaged into a data-flow AS-command-flags, and stored in the local repository file, COMMAND-FLAGS.

4.4.4.2 Handle Electrical System Configuration Status

This process of the PSP software is designed to receive the FTEPS subsystem components' status via the FTEPS's data bus. Three groups of status are identified under data-flows, B-ELMC-status, B-GCU-status and B-RT-status. Details of each of the MIL-STD-1553B bus data messages are shown in Figure 4.4-9; these messages include status data of EPCs, SSPCs, voltage levels, and etc. This process retrieves the data-bus-flag and receives bus data from the designated data bus, and stores the information in the file BASE-CONFIGURATION or NEW-CONFIGURATION.

```

monitor-data = *Two hardwired discretes for bus control transfer*
               *Raw data ==> PSPs; no 1553B message transfer directly*
               main-on
               + backup-on

B-GCU-status = *Generator information; transmitted directly*
               *from the GCUs to the PSP via 1553B data bus*
               1{
                 B-Generator-on/off
               + B-BTB-open/close
               + B-GCB-on/off
               + B-Generator-current
               + B-Oil-temperature
               }4

main-on = *Discrete I/O, hi/lo indicator*

backup-on = *Discrete I/O; hi/lo indicator*

RS422-PSP-control-data = 1{RS422-SSPC-control-requests}400
                        + 1{RS422-EMPC-control-requests}112
                        + 1{RS422-load-control-requests}300
                        + RS422-flight/mission-phase
                        + RS422-startup/shutdown-flags

RS422-PSP-status = *Display and Configuration information of the EPS*
                  *PSP ==> Avionics Simulator*

B-ELMC-control-data = 1{ B-Priority-level
                       + B-ac-TR-command
                       + B-dc-TR-command
                       + B-SSPC-power-request
                       + 1{B-SSPC-power-request}100
                       + (B-DP-fault-inhibit)
                       }4

B-ELMC-status = *ELMC status to the PSP via the 1553B bus*
                1{ [
                  + B-ac-TR-position
                  + E-dc-TR-position
                  + B-ELMC-ac-voltage
                  + B-ELMC-dc-voltage
                  + B-ELMC-battery-voltage
                  + 1{B-ELMC-diode-status}2
                  | 1{B-SSPC-trip-bit}100
                  + 1{B-SSPC-on/off-bit}100
                  ]
                }4

B-RT-control-data = *RT control data PSP ==> RT via the 1553B*
                   1{ B-Priority-level
                     + 1{B-ac-EMPC-on/off-command}12
                     + 1{B-dc-EMPC-on/off-command}18
                     }4
                   *For RT #1 & #4, ac-EMPC-commands:=10*
                   *                               dc-EMPC-commands:=18*
                   *For RT #2 & #3, ac-EMPC-commands:=12*
                   *                               dc-EMPC-commands:=17*

B-RT-status = *RT status; RT--PSP via the 1553B bus*
              B-RT#1-status
              + B-RT#2-status

```

Figure 4.4-9. Definition(s) in DFD: 2

```

+ B-RT#3-status
+ B-RT#4-status

COMMAND-FLAG-FILE = AS-command-flags
+ data-bus-flag

NEW-CONFIGURATION = current-confg
+ confg-changes

BASE-CONFIGURATION = *Pre-determined conifiguration data for *
                      * cold start condition *
                      *OR the previous system configuration *
                      * before the warm start *
                      * condition requested *

current-confg = TBD

AS-command-flags = TBD

data-bus-flag = TBD

start-conf = TBD

confg-changes = TBD

RS422-SSPC-control-requests = TBD

RS422-EMPC-control-requests = TBD

RS422-load-control-requests = TBD

RS422-flight/mission-phase = TBD

RS422-startup/shutdown-flags = TBD

```

Figure 4.4-9. Definition(s) in DFD: 2 (Continued)

4.4.4.3 Control the MIL-STD-1553B Data Bus

This process of the PSP software assumes the control the FTEPS data bus; it monitors two discrete I/O links with the backup PSP and chooses an active data bus from the dual redundant data bus architecture. This process conforms to the standards of MIL-STD-1553B protocol.

4.4.4.4 Initialize The Electrical Power System

This process of the PSP software retrieves the system startup/shutdown flags from the COMMAND-FLAGS file and initializes the system configuration using data stored in the BASE-CONFIGURATION file according to these flags. If the startup flag indicates a cold start, this process initializes and reconfigures the EPS according to the previous system configuration prior to the last startup event set. If the shutdown flag is set, this process sets its internal terminate flag and exits.

4.4.4.5 Monitor The Electrical System

This process of the PSP software monitors the electrical system components' status and updates the system status by comparing the previous and the current configuration data, and stores the config-changes in the NEW-CONFIGURATION file.

4.4.4.6 Schedule Processor Requests

This process of the PSP software retrieves configuration data from the NEW-CONFIGURATION file, and the following command flags from the COMMAND-FLAGS file:

- o Shutdown flag
- o Mission/Flight phase
- o Load change flags
- o EMPC change flags
- o SSPC change flags

and sets appropriate request flags to schedule the system control. The request flags include the following:

- o Load Shedding flag
- o ELMC Transfer flag
- o Load Control flag
- o System Termination flag

These request flags are stored in the COMMAND-FLAGS files upon completion of the process.

4.4.4.7 Process The Processor Requests

This process of the PSP software retrieves the processor request flags from the COMMAND-FLAGS file and the current system configuration data from the NEW-CONFIGURATION file. It processes these data and sends out control data to ELMCs and RTs; it also transmits the electrical system configuration along with the system fault status to the avionics simulator via the data-flow, RS-422-PSP-status. This process monitors the changes of the processor requests and sends priority level and ELMC transfer relay control data to ELMCs every minor cycle; it sends the same priority level to RTs every minor cycle as well. The priority level reflects the current operating mode of the aircraft's flight/mission phase; it reflects either ELMC transfer, load control or load shedding. Load control of the EPS is accomplished by implementing boolean expressions with a combination of priority level and power requests. The SSPC power requests are sent to ELMCs via the data-flow B-ELMC-control-data, and the EMPC power requests are sent to RTs via the data-flow B-RT-control-data. Upon receiving the shutdown flag this process terminates and ends the laboratory simulation.

4.4.5 ELMC

The FTEPS's ELMC incorporates a MIL-STD-1750A microcomputer. It has hardware interfaces with up to 100 local SSPCs, ELMC power bus voltage sensors, two diode status inputs, two transfer relay position discrete inputs and ESCP's manual priority select switches. In addition, the ELMC has hardware interfaces with a dual redundant MIL-STD-1553B multiplex data bus. The ELMC is considered as a remote terminal of the MIL-STD-1553B data bus.

The ELMC software resides in the ELMC that is a part of the distributed computer network designed to manage and control the FTEPS. The ELMC software provides in a laboratory environment, those functions of the ELMC that are essential for successful operation and testing of the ELMC local control. These functions include the following:

- o Handle PSP Control Commands
- o Monitor ELMC Power Buses
- o Monitor SSPC Status
- o Control SSPCs
- o Control ELMC Transfer Relays
- o Transmit ELMC Status Data
- o Perform ELMC Emergency Functions

The process, Perform ELMC Functions, has software interfaces with the main PSP through data-flows, B-ELMC-control-data and B-ELMC-status-data. Details of all data-flows and subprocesses of this software are shown in Figure 4.4-10, DFD3. A list of local definitions for the DFD3 is shown in Figures 4.4-11. This list includes a subset of the DD directly related to this process, and local diagrams' internal data-flows.

4.4.5.1 Receive MIL-STD-1553B Bus Data

This process of the ELMC software is designed to receive PSP control data through data-flow, B-ELMC-control-data, via the MIL-STD-1553B data bus. The control data includes the following:




Figure 4.4-10. DFD3. Perform ELMC Functions

```

SSPC-status = *Raw status data from the SSPCs to the ELMCs*
              *SSPCs ==> ELMCs ==> PSP*
              R-ELMC1-SSPC-status
              + R-ELMC2-SSPC-status
              + R-ELMC3-SSPC-status
              + R-ELMC4-SSPC-status

SSPC-commands = *Actual commands from the ELMCs to individual SSPCs*
                A-ELMC1-SSPC-commands
                + A-ELMC2-SSPC-commands
                + A-ELMC3-SSPC-commands
                + A-ELMC4-SSPC-commands

transfer-relay-status = *Raw data of Transfer relays to the ELMCs*
                       R-ELMC-1-relays
                       + R-ELMC-2-relays
                       + R-ELMC-3-relays
                       + R-ELMC-4-relays

transfer-relay-commands = *Actual commands for Transfer relays*
                         *PSP ==> ELMCs ==> Transfer relays*
                         1{A-ELMC-ac-TR-position}4
                         + 1{A-ELMC-dc-TR-position}4

R-ELMC-ac-bus-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-ELMC-dc-bus-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-ELMC-battery-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

B-ELMC-control-data = 1{ B-Priority-level
                       + B-ac-TR-command
                       + B-dc-TR-command
                       + B-SSPC-power-request
                       + 1{B-SSPC-power-request}100
                       + (B-DP-fault-inhibit)
                       }4

B-ELMC-status = *ELMC status to the PSP via the 1553B bus*
                1{ [ B-ac-TR-position
                    + B-dc-TR-position
                    + B-ELMC-ac-voltage
                    + B-ELMC-dc-voltage
                    + B-ELMC-battery-voltage
                    + 1{B-ELMC-diode-status}2
                    | 1{B-SSPC-trip-bit}100
                    + 1{B-SSPC-on/off-bit}100
                    ]
                }4

R-ELMC-power-bus-status = 1{R-ELMC-ac-bus-voltage}4
                        + 1{R-ELMC-dc-bus-voltage}4
                        + 1{R-ELMC-battery-voltage}4

ELMC-CONTROL-DATA = *Data from the 1553B data bus--sent by the PSP*
                   1{ ac-TR-command-flag
                       + dc-TR-command-flag
                       + priority-level-word

```

Figure 4.4-11. Definition(s) in DFD: 3


```

+ 1{SSPC-power-request-bit}100
}4

SSPC-power-request-bit = *Local ELMC processor data flow*

B-ac-TR-command = TBD

B-dc-TR-command = TBD

B-SSPC-power-request = TBD

B-Priority-level = *16 levels; from PSP*

R-ELMC-bus-diode-status = *TBD in the detail design phase*

B-DP-fault-inhibit = *Command data from the PSP*
                     BOOLEAN

manual-priority-select = *Manual switch from the Electrical System*
                         *Control Panel for either ELMCs or RTs*
                         RAW-MANUAL-PRIORITY-SELECT

ELMC-STATUS-DATA = 1{SSPC-status-data}100
                  + ELMC-Voltage-data
                  + Transfer-relay-status-data

SSPC-status-data = TBD

ELMC-Voltage-data = TBD

Transfer-relay-status-data = TBD

```

Figure 4.4-11. Definition(s) in DFD: 3 (Continued)

- o Priority level
- o Desired AC Transfer Relay Position
- o Desired DC Transfer Relay Position
- o SSPC Power Requests
- o DP Fault Inhibit

These control commands are processed and stored in the local repository file, ELMC-CONTROL-DATA.

4.4.5.2 Control SSPCs

This process of the ELMC software monitors individual SSPC's status and performs ELMC emergency control. A set of SSPC power request bits are retrieved from the ELMC-CONTROL-DATA file. These power request bits are functions of the priority level received from the PSP; they are used for calculation of the actual commands for the SSPCs. The operator may select a manual priority switch which indicates override condition for the ELMC; this process monitors this manual priority level and selects appropriate SSPC power request bits for the calculation of the actual SSPC commands. SSPC status includes SSPC trip status and on/off status. SSPC trip status is used for calculation of the actual SSPC commands, whereas the on/off status is monitored and stored in the EMC-STATUS-DATA file.

4.4.5.3 Monitor ELMC Voltages

This process of the ELMC software monitors the ELMC's local power buses components' status via local sensors. This status includes bus voltages of AC, DC and battery power buses and status of two diodes connected to the battery bus; this status is stored in the ELMC-STATUS-DATA file.

4.4.5.4 Transmit ELMC Data

This process of the ELMC software retrieves the SSPC status, ELMC power bus status, and transfer relay status from the ELMC-STATUS-DATA file and packages them to conform to the protocol of MIL-STD-1553B message words. This information is transmitted to the main PSP synchronously; SSPC status is transmitted once per major frame and the rest of information is transmitted every third minor cycle.

4.4.5.5 Control Transfer Relays

This process of the ELMC software controls the AC and DC transfer relays residing in the ELMC. It retrieves control data associated with the desired positions from the ELMC-CONTROL-DATA file, and retrieves the ELMC bus voltages data from ELMC-STATUS-DATA file. It also receives the transfer relays' status from the local sensor. Transfer relays commands are generated by processing data listed above, and the process goes through iteration loops to ensure the desired relay positions are in contact.

4.4.6 Perform RT Functions

The FTEPS's RT incorporates a MIL-STD-1750A microcomputer. It has hardware interfaces with up to 24 EMPCs, main power bus voltage sensors, battery state of charge input, TRU status input, two diode status inputs associated with the main battery buses, and the ESCP's manual priority select switches. In addition, the RT has hardware interfaces with a dual redundant MIL-STD-1553B multiplex data bus. The RT is considered as a remote terminal of the MIL-STD-1553B data bus. For external power transfer, RT #2 also has a hardware interface to the BTBs, GCBs, external power contactors, and GCUs.

The RT software resides in the RT that is a part of the distributed computer network designed to manage and control the FTEPS. The RT software provides in a laboratory environment, those functions of the RT that are essential for successful operation and testing of the RT local control. These functions include the following:

- o Handle PSP Control Commands
- o Monitor Main Power Buses
- o Monitor EMPC status
- o Control EMPCs
- o Monitor External Power Operation
- o Transmit RT Status Data
- o Perform RT Emergency Functions

The process, Perform RT Functions, has software interfaces with the main PSP through data-flows, B-RT-control-data and B-RT status. Details of all data-flows and subprocesses of the software is shown in Figure 4.4-12, DFD4. A list of local definitions for the DFD4 is shown in Figure 4.4-13; this list includes a subset of the DD directly related to this process, and local diagrams' internal data-flows.

4.4.6.1 Receive MIL-STD-1553B Bus Data

This process of the RT software is designed to receive PSP control data through data-flow, B-RT-control-data, via the MIL-STD-1553B data bus. The control data includes priority level, AC EMPC on/off commands and DC EMPC on/off commands. These commands are processed and stored in the local repository file, RT-CONTROL-DATA file.

4.4.6.2 Control EMPCs

This process of the RT software monitors individual EMPC's status and performs RT emergency control. A set of EMPC power request bits are retrieved from the RT-CONTROL-DATA file. These power request bits are functions of the priority level received from the PSP; they are used for calculation of the actual commands for the EMPCs. The operator may select a manual priority switch which indicates an override condition for the RT; this process monitors the manual priority level and selects the appropriate EMPC power request bits for the calculation of the actual EMPC commands. EMPC status includes EMPC trip status and on/off status. EMPC trip status is used for calculation of the actual EMPC commands, whereas the on/off status is monitored and stored in the RT-STATUS-DATA file.

4.4.6.3 Monitor Main Power Buses

This process of the RT software monitors the main power buses components' status. This status includes bus voltages of the AC, DC and battery power buses, state of charge (SOC) of the batteries, TRU status and the status of two diodes connected to the main battery buses; this status is stored in the RT-STATUS-DATA file.




Figure 4.4-12. DFD4. Perform RT Functions

```

EMPC-status = *EMPC raw data for the RTs*
              R-RT#1-EMPC-status
              + R-RT#2-EMPC-status
              + R-RT#3-EMPC-status
              + R-RT#4-EMPC-status

EMPC-commands = *Actual commands from the RTs to the EMPCs*
                1{A-ac-EMPC-on/off}40
                + 1{A-dc-EMPC-on/off}40

GCB-status = *Generator Control Breakers' status positions*
             *Directly wired raw data of GCBs to the RTs*
             R-GCB-#1-position
             + R-GCB-#2-position
             + R-GCB-#3-position
             + R-GCB-#4-position

EPC-command-status = *External Power Contactors' command status*
                    *EPCs raw data ==> RT #2*
                    R-EPC-1-command-status
                    + R-EPC-2-command-status
                    + R-External-power-quality

BTB-status = *Bus Tie Breaker hardwired status line to the RTs*
            *BTBs ==> RTs*
            R-BTB-1-position
            + R-BTB-2-position
            + R-BTB-3-position
            + R-BTB-4-position

R-main-dc-bus-voltage = *Actual analog voltage level*
                      *From the voltage sensor*
                      ANALOG-VOLTAGE

R-main-battery-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

R-EPC-1-command-status = *Hardwired status bit to RT #2*

R-EPC-2-command-status = *Hardwired status bit to RT #2*

B-RT-control-data = *RT control data PSP ==> RT via the 1553B*
                   1{ B-Priority-level
                   + 1{B-ac-EMPC-on/off-command}12
                   + 1{B-dc-EMPC-on/off-command}18
                   }4
                   *For RT #1 & #4, ac-EMPC-commands:-10*
                   *                               dc-EMPC-commands:-18*
                   *For RT #2 & #3, ac-EMPC-commands:-12*
                   *                               dc-EMPC-commands:-17*

B-RT-status = *RT status; RT--PSP via the 1553B bus*
              B-RT#1-status
              + B-RT#2-status
              + B-RT#3-status
              + B-RT#4-status

R-main-power-bus-status = 1{R-main-ac-bus-voltage}4
                        + 1{R-main-dc-bus-voltage}4
                        + 1{R-main-battery-voltage}2
                        + 1{R-main-battery-SOC}2

```

Figure 4.4-13. Definition(s) in DFD: 4

```

+ 1{R-main-bus-TRU-status}4

B-Priority-level = *16 levels; from PSP*

RT-CONTROL-DATA = 1{EMPC-power-request-bit}50

EMPC-power-request-bit = *Binary bit; may be from a matrix*
                        BOOLEAN

RT-STATUS-DATA = EMPC-status-data
                + Main-Voltage-data
                + EPC-status-data

R-main-bus-diode-status = *TBD in the detail design phase*

B-ac-EMPC-on/off-command = *AC EMPC's power request bit*
                          *from the PSP*
                          BOOLEAN

B-dc-EMPC-on/off-command = *DC EMPC's power request bit*
                          *from the PSP*
                          BOOLEAN

R-main-ac-bus-voltage = *Actual analog voltage level*
                       ANALOG-VOLTAGE

manual-priority-select = *Manual switch from the Electricl System*
                        *Control Pannel for either ELMCs or RTs*
                        RAW-MANUAL-PRORITY-SELECT

External-power-ready = *Discrete hardwired to the GCU*
                      BOOLEAN

EMPC-status-data = 1{EMPC-trip-status}50
                  + 1{EMPC-on/off-status}50

Main-Voltage-data = *Internal to the ELMC software*
                   1{main-ac-bus-voltage}4
                   + 1{main-dc-bus-voltage}4
                   + 1{main-battery-voltage}2
                   + 1{main-battery-SOC}2
                   + 1{main-bus-TRU-status}4
                   + 1{main-bus-diode-status}4

EPC-status-data = *Internal to the RT software*
                 EPC-1-on/off
                 + EPC-2-on/off

R-External-power-quality = TBD

R-main-battery-SOC = *Percentage of battery charge*
                   REAL

R-main-bus-TRU-status = *Actual analog voltage level*
                       ANALOG-VOLTAGE

```

Figure 4.4-13. Definition(s) in DFD: 4 (Continued)

4.4.6.4 Transmit RT Status

This process of the RT software retrieves the EMPC status, main power bus status, TRU status, or EPC position from the RT-STATUS-DATA file, and packages them to conform to the protocol of MIL-STD-1553B message words. This information is transmitted to the main PSP synchronously; EMPC status is transmitted once per major frame and the rest of the information is transmitted every third minor cycle.

4.4.6.5 Monitor EPCs

This process of the RT software monitors the external power system by processing the two EPCs' command status, four BTBs' status, and four GCBs' status; it generates the external power ready signal for the control of the external power contactors. The external power ready signal is hardwired to the GCU.

4.4.7 Structured Methodology Examples

Preliminary Structured Analysis was performed during Phase II of the FTEPS program. The preliminary SA includes three levels of DFDs and a preliminary DD. Sections 4.4.2 through 4.4.6 described the DFDs identified. Most DD definitions are formulas that declare the item being defined to be made up of some related set of components. It is desirable to choose a small set of simple operators, and then allow them to be used in combination to construct complex operators. A compact set of relational operators, in forms of their symbolic notations that can be used to construct any definition in our DD follows:

- = means IS EQUIVALENT TO.
- + means AND.
- [] means EITHER-OR; i.e., select one of the options enclosed in brackets.
- { } means ITERATIONS OF the component enclosed.
- () means that the enclosed component is OPTIONAL.
- ** means that the enclosed texts are comments.

An example of DD entries are listed in Figure 4.4-14. With these relational operators, the data-flow B-RT-status is clearly visualized. It includes four pieces of data, B-RT#1-status, B-RT#2-status, B-RT#3-status and B-RT#4-status. Furthermore the details of the component B-RT#1-status shows that two sets of data may be transmitted to the PSP via the MIL-STD-1553B bus from the RT. These two sets of data include information of the EMPCs and information of the power bus status. This example does not indicate conditions for use of the data; this shall be incorporated in the DD of the Structured English during the detail design phase.

Structured English states the functional control and policy of the system. Structured English for each of the primitive processes of the FTEPS shall be defined during the detail design phase. An example of the Structured English is shown in Figure 4.4-15; a complete specification of the Structured English may include the policy of error handling, self-checking, and control processing of the system. This example shows the control processing portion of the process Control SSPCs. The control scheme for each of the SSPCs is identical for all four ELMCs, thus the number of SSPCs to be controlled is not specified. This information shall be made available in either the DD, the Decision Table, or the Decision Tree.

Upon completion of the Structured Analysis, Structured Design shall begin. Its main documentation tools include the structured charts and pseudo codes. Examples of the structured chart and pseudo codes are shown in Figures 4.4-16 and 4.4-17. These examples include only a portion of the process Control SSPCs; it shows the control coupling and cohesion of the module Command SSPCs with its submodules as shown, and its higher level control module (actual module is not shown in the figure, but the data paths are identified). This module is concerned with the desired SSPC power requests only; it does not check for the overriding condition from the ESCP as described in the Structured English. It acquires all necessary data to calculate the actual command for the SSPC according to the equation provided in the pseudo code. The submodules are classified as the input module, process module, output module, control module, and etc. The structured chart defines data structure of the actual software; global and local identifiers are separated and defined under different levels of hierarchy, thus configuration control is easily managed.

B-RT-status = *RT status; RT=> PSP via the 1553B bus*

B-RT #1-status

+ B-RT #2-status

+ B-RT #3-status

+ B-RT #4-status

B-RT #1-status = [1 { B-ac-EMPC-on/off-status } 10
+ 1 { B-ac-EMPC-trip-status } 10
+ 1 { B-dc-EMPC-on/off-status } 18
+ 1 { B-dc-EMPC-trip-status } 18
| B-ac-bus #1-voltage
+ B-dc-bus #1-voltage
+ B-TRU-#1-status
]

Figure 4.4-14. Data Dictionary Example

PROCESS 3.2 CONTROL SSPCs

Command individual SSPCs

DETAILS FOR EACH SSPC

IF manual priority select is chosen

THEN

get manual request bit

ELSE

get SSPC power request bit

ENDIF

acquire the SSPC trip status

calculate the SSPC control command

command the SSPC

update the ELMC-STATUS-DATA file

Figure 4.4-15. Structural English Example




Figure 4.4-16. Structure Chart Example

*** COMMAND SSPCs ***

Receive SSPC power requests

Receive priority level

Receive manual requests

Repeat

 Get SSPC trip bit

 Get priority bit

 Generate SSPC control command

 Send SSPC command

Until all SSPC commands sent

SSPC control equation

$$C = \overline{L}PZ + M$$

L = trip

P = priority bit

P = priority level

Z = power request

M = manual request

C = control command

Figure 4.4-17. Psuedo Code

In summary, the goal of using this structured methodology is to reduce software life cycle cost, ensure the production of quality software, and provide configuration management.

4.5 FTEPS Demonstrator Hardware

The FTEPS demonstrator preliminary design effort has focussed on developing a laboratory demonstrator that offers the user a means to test and monitor FTEPS with the intent of eventually specifying an electrical system which meets the requirements of an ATF type aircraft.

The FTEPS demonstrator hardware and components described in the following paragraphs include a control console, an integrated load simulator and an equipment rack with a power shield. Figure 4.5 shows one possible ensemble of these components and their relationship to one another.

4.5.1 Control Console

The FTEPS demonstrator control console provides overall demonstrator system control through inputs by the system operator and the automated features programmed into the system computer. Control console functions are shown in Figure 4.5.1-1. The electrical system generation and distribution network is monitored and data displayed on the controls and display panel and on the graphics terminal located at the console. In addition, pre-specified system commands can be introduced by the system operator through the avionics simulator terminal also located at the control console. The operator can also make limited software modifications through the avionics simulator terminal which impact the automated features of FTEPS.

The control console will also provide information on the generator drive system. This is to ensure the appropriate coordination between the FTEPS control console and the drive stands control console should the consoles be located remotely from one another.




Figure 4.5. FTEPS Demonstrator Major Hardware Components




Figure 4.5.1-1. Control Console Functional Diagram

The FTEPS control console is divided into three major sections (shown in Figure 4.5.1-2). These are the demonstrator instrumentation controls and displays, the simulated aircraft cockpit electrical systems controls and displays panel, and the demonstrator electrical system flow display.

Aircraft EPS Control Panel

The aircraft EPS control panel is designed, to simulate aircraft pilot control over the electrical power system. This control panel, shown in Figure 4.5.1-3 is located near the center of the control console. Primary functions are to provide ON/OFF capability for the generators and batteries (system power sources). In addition, automatic control of the system may be overridden through the Load Management Emergency switch. This switch provides a hardwire link between the control console and the ELMCs to force a predefined SSPC ON/OFF configuration as specified by the switch position. When engaged the load management emergency switch signal will have priority over all other ELMC control inputs. All other cockpit type displays of data will be through the graphics terminal located on the console table.

Monitor display information must be requested through the terminal keyboard. The system is designed to allow display, on request, of the following information types: preflight system self-check, post flight maintenance data, or in-flight system status. All information types will be displayed in a predefined format. An example of the display modes available to the system user are shown in Figures 4.5.1-4 and -5. These show in-flight system status which is presented in a two screen format.

EPS Flow Display

The FTEPS electrical power system flow display panel provides a quick look at the overall system status. System elements to be included on this panel are shown in Figure 4.5.1-6. The display will highlight system power flow by indicating contactors "on" with a lamp as well as other individual components such as generators, converters, AC and DC buses and batteries. An additional display panel (not shown) will indicate the on/off status of the individual




Figure 4.5.1-2. Demonstrator Control Console




Figure 4.5.1-3. Generator Control Panel

SYSTEM STATUS

<u>MODE</u>						<u>MODE</u>					
<u>GEN1</u>			<u>GEN2</u>			<u>GEN3</u>			<u>GEN4</u>		
100 AMPS			100 AMPS			110 AMPS			110 AMPS		
PARALLEL									PARALLEL		
<u>CAPACITY</u>											
<u>TRU1</u>		TRU2		BATT1		BATT2		TRU3		TRU4	
28.1 Volts		27.5 Volts		90%		85%		27.6 Volts		27.1 Volts	
<u>ELMC1</u>			<u>ELMC2</u>			<u>ELMC3</u>			<u>ELMC4</u>		
AC	DC	BATT	AC	DC	BATT	AC	DC	BATT	AC	DC	BATT
1	D	1	2	B	2	4	A	1	3	C	2
113	23	7	113	26	6	114	26	7	114	25	6

Figure 4.5.1-4. Normal Display Mode (Screen 1)

SYSTEM STATUS

LOAD MANAGEMENT PRIORITY LEVEL : 1

FLIGHT MODE : CRUISE

*** * FAULT S * ***

GENERATOR : NO FAULT

MAIN BUS : NO FAULT

TRU : NO FAULT

DC BUS : NO FAULT

BATT : NO FAULT

BATT BUS : NO FAULT

ELMC1 : NO FAULT

SSPC STATUS : NO FAULT

ELMC2 : NO FAULT

SSPC STATUS : NO FAULT

ELMC3 : NO FAULT

SSPC STATUS : NO FAULT

ELMC4 : NO FAULT

SSPC STATUS : NO FAULT

Figure 4.5.1-5. Normal Display Mode (Screen 2)

UPPER DISPLAY PANEL




Figure 4.5.1-6. Electrical Power System Flow Display

loads simulated by the integrated load simulator. This will provide the user with an indication of the load switching during the transition from one load management mode to another.

Instrumentation Controls and Display Panel

The instrumentation panel provides the user with an additional means of monitoring FTEPS. The panel will be designed for both hardwire and data bus monitoring. The data bus link will be made through a LORAL SBA-100 data bus monitor. The hardwire interface and the specific types of monitoring equipment required will be determined during detailed design.

4.5.2 Integrated Load Simulator

The integrated load simulator simulates the individual loads of the ATF type aircraft developed in Phase I. The load simulator, shown functionally in Figure 4.5.2-1, is designed to operate independent of the demonstrator console. Power required for operation is provided through its own receptacle and is typical laboratory power (480 V three-phase, 60 Hz). Cooling fans for the loads are provided within the simulator unit and are designed to maintain a maximum heat transfer of 30,000 BTU/Hr. into the laboratory. This can be achieved with the benefit of outside cooling air available to the laboratory. These features are shown in the load simulator functional diagram, Figure 4.5.2-1.

A preliminary design of the load simulator structure is shown in Figure 4.5.2-2. External features include connections to the inlet and outlet air plenums and load selection panels to select the appropriate load type to be simulated. Figure 4.5.2-3 is an example of the flight critical loads selection panel. Similar panels for mission critical loads and non-flight critical loads are also located on the load simulator unit. The load simulator provides, at a minimum, loading capability for 71 three-phase ac loads, 31 single-phase ac loads and 47 dc loads. The loads which represent the flight critical and mission critical functions have multiple inputs for redundancy, generally three inputs (2 ac and 1 dc) for the flight critical




Figure 4.5.2-1. Load Simulator Functional Diagram




Figure 4.5.2-2. Integrated Load Simulator, Preliminary Design




Figure 4.5.2-3. Load Bank Load Selection Panel (Typical)

loads and two inputs (2 ac or 2 dc) for the mission critical loads. This loading scheme is shown in Figure 4.5.2-4 along with the power distribution scheme for the ELMCs. Typical loads are shown in the figure with ac power distributed from buses 1 through 4 and dc power distributed from buses A through D. In addition the power source designated by the lower case "a" or "b" is from the uninterruptible battery powered bus (see section 4.1).

The load simulator will be designed to handle the uninterruptible load requirement similar to that of a power supply as shown in Figure 4.5.2-5. The dc to dc converter will not be required since, for simulation purposes, the 28 Vdc input will simplify the design as is. The loads within the simulator represent the steady-state operating characteristics of the loads defined in Phase I. These loads are typical of those anticipated for an ATF type aircraft. A function of the load simulator is to allow for system simulation of a load profile (as shown in Figure 2.1-2) of that ATF type aircraft.

4.5.3 Demonstrator Equipment Rack

The demonstrator equipment rack will house the major hardware components of FTEPS. It is the primary point of electrical power distribution and control as shown in Figure 4.5.3-1. There are two major sections to the equipment rack. These are the racks which hold the electrical control and distribution equipment and the power shield which houses the main buses and power switching and protection components.

The equipment mounted on the rack (shown in Figure 4.5.3-2) will include four electrical load management centers (ELMC), two power system processors (PSP), four remote terminals (RT), four generator control units (GCU), four transformer rectifier units (TRU) and two batteries. The equipment will provide for their own cooling where required. Additional space will be allocated within the rack to provide mounting for other equipment which may be deemed appropriate for incorporation into the demonstrator as either a load or possibly some other control device.

Another function of the equipment rack is to house all equipment and component associated with the system power shield. These will be located in the rear closed section of the equipment rack. All power distribution buses and power




Figure 4.5.2-4. ELMC/Main Bus Distribution to Loads




Figure 4.5.2-5. Uninterruptible Load Configuration




Figure 4.5.3-1. Equipment Rack Functional Diagram




Figure 4.5.3-2. Equipment Rack – Equipment Mounting

flow control devices associated with the generators are included in the power shield. These are the bus tie breakers, the generator circuit breakers, the external power contactors, the battery contactors and current transformers. Also included in the power shield will be the electromechanical power controllers (EMPC) which control power distribution to the large system loads and ELMCs.

The equipment rack through either the power shield or its control equipment interfaces with the other major components of the FTEPS demonstrator: the control console, the integrated load simulator and the generation system. The Westinghouse VSCF generators and converters located in the drive stand room interface to the equipment rack via power feeders which connect to the main system buses through the GCBs as shown in Figure 4.5.3-3. Monitor, control and protective functions of the generation system are performed by the GCUs and interface through control wires and a MIL-STD-1553B data bus link. This interface will be made between the equipment rack, power shield and the generator/converters.

A primary function of the equipment rack power shield will be to distribute power from the main buses to the ELMCs and then to the simulated loads which reside within the Integrated Load Simulator. Since a large number of loads are being contemplated for the FTEPS simulations, the complexity of the wiring harness and the routing requirements of these wire bundles will be addressed early in detailed design.

The loading of the buses will also include the capability of bulk loading through additional EMPCs to load banks. The objective for this is to fully load the FTEPS generators to maximize the impact of load management. Cables to the load banks will be via the interface panels located in the drive stand room.

The control console monitors FTEPS through data bus and control signal wiring connected to the equipment and monitoring devices primarily located within the equipment rack. The interface will include FTEPS and demonstrator cabling. The demonstrator cabling will include all display signals for instrumentation necessary to ensure optimum user monitoring capability of FTEPS.




Figure 4.5.3-3. Equipment Rack - Power Shield

5.0 CONCLUSIONS AND RECOMMENDATIONS

5.1 Conclusions

The preliminary design of the FTEPS demonstrator has been completed. Based on the fault requirements of the program, the system consists of four primary generators. The generators are paralleled in sets of two, resulting in two parallel configurations. To control the system, a MIL-STD-1553B data bus network is used. In addition, MIL-STD-1750A computers are used in a distributed processor network. The distribution system incorporates solid state power controllers for load control and fault protection. The system design includes provisions for providing uninterruptible power to flight critical loads.

The functional and operational requirements of the system and the components have been defined. These have been used to develop the software preliminary design for the four computer elements of the system; the power system processor, electrical load management center, remote terminal, and avionics simulator. To complete the software preliminary design, the Structured Analysis methodology was used. The Structured Design methodology will be used in the detailed design phase. The software will be coded in the Ada higher order language.

The preliminary design includes laboratory support hardware necessary to operate, control, and install the FTEPS Demonstrator in the Aeropropulsion Laboratory at Wright-Patterson Air Force Base. The support hardware includes the control console, equipment rack, and load simulator hardware.

The preliminary design effort has resulted in an optimized system which meets the stringent requirements of the FTEPS program and the requirements of an ATF type of aircraft.

5.2 Recommendations

The preliminary design of the FTEPS demonstrator has shown a complete system description of a fault tolerant electrical power system and a means to

demonstrate it. It is recommended that the detailed design of the system be accomplished (Phase III) as specified in the detailed design plan and that the system be built and tested as described in Phase IV and Phase V of the contract.

REFERENCES

1. AFAPL-TR-86-2084, Fault Tolerant Electrical Power System - Phase 1: Study, Boeing Military Airplane Company, May 1986.
2. AFWAL-TR-84-1193, Advanced System Integration Demonstrations (ASID) System Definition, Boeing Military Airplane Company, August 1984.
3. AFWAL-TR-83-2033, Advanced Aircraft Electrical System Control Technology Demonstrator, Final Report, May 1983.
4. Boeing Software Standard, 1001 to 1007, 1985.
5. De Marco, Tom, "Structured Analysis and System Specification." New York, Yourdon Press, 1978.
6. Yourdon, Edward and Constantine, Larry L., "Structured Design." N. J., Prentice-Hall, Inc., 1978.